Patents by Inventor Carver A. Mead
Carver A. Mead has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20020024605Abstract: A method for controlling the exposure of an active pixel array electronic still camera includes the steps of: integrating photocurrent in each pixel during an integration time period; collecting overflow charge from all pixels in the array during the integration time period; developing an overflow signal as a function of the overflow charge; and terminating the integration time period when the overflow signal exceeds a preset threshold level selected to represent a desired reference exposure level.Type: ApplicationFiled: May 31, 2001Publication date: February 28, 2002Applicant: Foveon, Inc.Inventors: Richard B. Merrill, Carver A. Mead, Richard F. Lyon
-
Publication number: 20020015101Abstract: An electronic camera system includes a lens system including at least one lens. A semiconductor sensor array having a plurality of pixels is optically coupled to the lens system. Each pixel generates an output signal that is a function of incident light. A sensor control circuit is adapted to produce sensor control signals for controlling the operation of the pixels in the semiconductor sensor array in response to user input. Circuitry is provided for producing from the semiconductor sensor array a first set of image output signals indicative of the intensity of the light at a first set of the pixels when the sensor control signals are in a first state, and a second set of image output signals indicative of the intensity of the light at a second set of the pixels when the sensor control signals are in a second state, the first set of pixels including more pixels than the second set of pixels.Type: ApplicationFiled: July 27, 2001Publication date: February 7, 2002Inventors: Carver A. Mead, Richard B. Merrill, Richard F. Lyon
-
Patent number: 6144581Abstract: A pMOS EEPROM cell includes a source, drain, channel, control gate and well contact. The device is a fully functional single element p-type floating gate MOSFET. A floating gate overlaps the well contact and completely surrounds the drain and source implants. The pMOS cell is written to by means of hot-electron injection, using an intrinsic feedback mechanism to write analog values. Hot electrons are generated in the channel by means of hole impact ionization at the transistor's drain. The pMOS cell is erased by Fowler-Nordheim tunneling. The tunneling voltage is applied only to the well to tunnel electrons from the floating gate. The well-source and well-drain junctions are protected from breakdown by means of guard rings.Type: GrantFiled: November 30, 1998Date of Patent: November 7, 2000Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Carver A. Mead
-
Patent number: 6125053Abstract: A pMOS EEPROM cell includes a source, drain, channel, control gate and well contact. The device is a fully functional single element p-type floating gate MOSFET. A floating gate overlaps the well contact and completely surrounds the drain and source implants. The pMOS cell is written to by means of hot-electron injection, using an intrinsic feedback mechanism to write analog values. Hot electrons are generated in the channel by means of hole impact ionization at the transistor's drain. The pMOS cell is erased by Fowler-Nordheim tunneling. The tunneling voltage is applied only to the well to tunnel electrons from the floating gate. The well-source and well-drain junctions are protected from breakdown by means of guard rings.Type: GrantFiled: November 30, 1998Date of Patent: September 26, 2000Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Carver A. Mead
-
Patent number: 6097432Abstract: A sense amplifier comprises an input node and an output node. An input transistor has a gate connected to the input node, a source connected to a first supply voltage rail, and a drain. A cascode transistor has a gate connected to a cascode node, a source connected to the drain of the input transistor, and a drain connected to the output node. A load transistor has a gate connected to a bias node, a drain connected to the output node, and a source connected to a second supply voltage rail. The gates of the cascode transistor and the load transistor are biased such that the input transistor and the cascode transistor are operated near their threshold and the load transistor is operated above threshold. In a presently preferred embodiment of the present invention, the input transistor and the cascode transistor of the sense amplifier are wide and short, such that they operate in below threshold, whereas the load transistor is made long and relatively narrow, so that it operates above threshold.Type: GrantFiled: May 14, 1997Date of Patent: August 1, 2000Assignee: Synaptics, Inc.Inventors: Carver A. Mead, Tobias Delbruck
-
Patent number: 6088058Abstract: An imaging array having overflow protection and electronic shuttering features is realized without an increase in pixel complexity. Overflow protection is provided by pulsing each row of the imager with a small overflow pulse during the sense amplifier reset phase. An electronic shutter is realized using a modified version of the pixel readout timing. The shutter provides sub-frame exposure by restricting the number of line-times a pixel is allowed to integrate. For a full-frame exposure, each pixel is read out once per frame; during readout of the other rows of the array, the pixel integrates. For subframe exposure, the pixel is continually reset, using a shutter pulse applied to the row lines during sense amplifier reset, until a certain number of rows (line-times) before it is to be read out. The pixel then is allowed to integrate until it is read out normally.Type: GrantFiled: May 29, 1997Date of Patent: July 11, 2000Assignee: Foveon, Inc.Inventors: Carver A. Mead, Tobi Delbruck, Min-hwa Chi
-
Patent number: 6072885Abstract: A hearing compensation system for the hearing impaired comprises an input transducer for converting acoustical information at an input to electrical signals at an output, an output transducer for converting electrical signals at an input to acoustical information at an output, a plurality of bandpass filters, each bandpass filter having an input connected to the output of said input transducer, a plurality of AGC circuits, each individual AGC circuit associated with a different one of the bandpass filters and having an input connected to the output of its associated bandpass filter and an output connected to the input of the output transducer. The bandpass filters and AGC circuits may be divided into two processing channels, one for low frequencies and one for high frequencies and may drive separate audio transducers, one configured for maximum efficiency at low frequencies and one configured for maximum efficiency at high frequencies.Type: GrantFiled: August 22, 1996Date of Patent: June 6, 2000Assignee: Sonic Innovations, Inc.Inventors: Thomas G. Stockham, Jr., Douglas M. Chabries, Carver A. Mead
-
Patent number: 6044162Abstract: A hearing compensation system comprises an input transducer for converting acoustical information at an input thereof to electrical signals at an output thereof, a differential analog-to-digital converter sampling the electrical signals output from the input transducer at an input thereof and outputting differential signal samples at an output thereof, a digital signal processing circuit having an input connected to the output of the differential analog-to-digital converter and operating on the differential signal samples to form processed differential signal samples at an output thereof, and an output transducer for converting electrical signals at an input thereof to acoustical information at an output thereof, the processed differential signal samples coupled to the input of the output transducer.Type: GrantFiled: December 20, 1996Date of Patent: March 28, 2000Assignee: Sonic Innovations, Inc.Inventors: Carver A. Mead, Douglas M. Chabries, Keith L. Davis
-
Patent number: 5995036Abstract: An analog-to-digital converter comprises a modulator connected to an analog input signal, a decimator connected to the output of the modulator, a normalizer connected to the output of the modulator and forming a digital output signal, and a programmable gain control circuit connected to the output of the normalizer and providing feedback gain control to the modulator and the decimator.Type: GrantFiled: March 17, 1998Date of Patent: November 30, 1999Assignee: Sonic Innovations, Inc.Inventors: Benjamin E. Nise, Carver A. Mead, Xialoing Fang
-
Patent number: 5990512Abstract: Hot-electron injection driven by a hole impact ionization mechanism at the channel-drain junction provides a new method of hot electron injection. Using this mechanism, a four-terminal pFET floating-gate silicon MOS transistor for analog learning applications provides nonvolatile memory storage. Electron tunneling permits bidirectional memory updates. Because these updates depend on both the stored memory value and the transistor terminal voltages, the synapses can implement a learning function. The synapse learning follows a simple power law. Unlike conventional EEPROMs, the synapses allow simultaneous memory reading and writing. Synapse transistor arrays can therefore compute both the array output, and local memory updates, in parallel. Synaptic arrays employing these devices enjoy write and erase isolation between array synapses is better than 0.01% because the tunneling and injection processes are exponential in the transistor terminal voltages.Type: GrantFiled: April 22, 1997Date of Patent: November 23, 1999Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Paul E. Hasler, Bradley A. Minch, Carver A. Mead
-
Patent number: 5986927Abstract: An autozeroing floating-gate amplifier (AFGA) is an integrated continuous-time filter that is intrinsically autozeroing. It can achieve a highpass characteristic at frequencies well below 1 Hz. In contrast with conventional autozeroing amplifiers that eliminate their input offset, the AFGA nulls its output offset. The AFGA is a continuous-time filter; it does not require any clocking. The AFGA includes at least one floating-gate MOS transistor that is capable of hot-electron injection of electrons onto the floating gate of the MOS transistor. Electrons are continuously removed from the floating gate(s), for example, via Fowler-Nordheim tunneling. The AFGA has a stable equilibrium for which this tunneling current is balanced by an injection current of equal magnitude.Type: GrantFiled: November 10, 1998Date of Patent: November 16, 1999Assignee: California Institute of TechnologyInventors: Bradley A. Minch, Paul E. Hasler, Christopher J. Diorio, Carver A. Mead
-
Patent number: 5932873Abstract: A capacitor coupled bipolar phototransistor having an integrated electronic shutter for reducing the overflow and blooming problems associated with the imaging of strong images. Overflow control and an anti-blooming mechanism are obtained by use of a second emitter (the "shutter") which is used to remove excess image generated charge. This prevents the base-emitter junction potential from becoming forward biased during image integration when the phototransistor is exposed to a strong image. The shutter is biased slightly lower than the first emitter of the phototransistor so that the base-shutter junction is forward biased sooner than the base-emitter junction when the imaging element is exposed to a strong image. The overflow current of the generated holes is then drained to the shutter, rather than into the emitter where it would produce noise on the column sense line.Type: GrantFiled: September 17, 1997Date of Patent: August 3, 1999Assignee: Foveon, Inc.Inventors: Albert Bergemont, Min-Hwa Chi, Hosam Haggag, Carver Mead
-
Patent number: 5914894Abstract: A three-terminal silicon MOS transistor with a time-varying transfer function is provided which may operate both as a single transistor analog learning device and as a single transistor non-volatile analog memory. The time-varying transfer function is achieved by adding or removing electrons from the fully insulated floating gate of an N-type MOS floating gate transistor. The transistor has a control gate capacitively coupled to the floating gate; it is from the perspective of this control gate that the transfer function of the transistor is modified. Electrons are removed from the floating gate via Fowler-Nordheim tunneling. Electrons are added to the floating gate via hot-electron injection.Type: GrantFiled: June 1, 1998Date of Patent: June 22, 1999Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Paul E. Hasler, Bradley A. Minch, Carver A. Mead
-
Patent number: 5898613Abstract: A pMOS EEPROM cell includes a source, drain, channel, control gate and well contact. The device is a fully functional single element p-type floating gate MOSFET. A floating gate overlaps the well contact and completely surrounds the drain and source implants. The pMOS cell is written to by means of hot-electron injection, using an intrinsic feedback mechanism to write analog values. Hot electrons are generated in the channel by means of hole impact ionization at the transistor's drain. The pMOS cell is erased by Fowler-Nordheim tunneling. The tunneling voltage is applied only to the well to tunnel electrons from the floating gate. The well-source and well-drain junctions are protected from breakdown by means of guard rings.Type: GrantFiled: June 25, 1997Date of Patent: April 27, 1999Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Carver A. Mead
-
Patent number: 5875126Abstract: An autozeroing floating-gate amplifier (AFGA) is an integrated continuous-time filter that is intrinsically autozeroing. It can achieve a highpass characteristic at frequencies well below 1 Hz. In contrast with conventional autozeroing amplifiers that eliminate their input offset, the AFGA nulls its output offset. The AFGA is a continuous-time filter; it does not require any clocking. The AFGA includes at least one floating-gate MOS transistor that is capable of hot-electron injection of electrons onto the floating gate of the MOS transistor. Electrons are continuously removed from the floating gate(s), for example, via Fowler-Nordheim tunneling. The AFGA has a stable equilibrium for which this tunneling current is balanced by an injection current of equal magnitude.Type: GrantFiled: September 26, 1996Date of Patent: February 23, 1999Assignee: California Institute of TechnologyInventors: Bradley A. Minch, Paul E. Hasler, Christopher J. Diorio, Carver A. Mead
-
Patent number: 5844265Abstract: A sense amplifier comprises an input node and an output node. An input transistor has a gate connected to the input node, a source connected to a first supply voltage rail, and a drain. A cascode transistor has a gate connected to a cascode node, a source connected to the drain of the input transistor, and a drain connected to the output node. A load transistor has a gate connected to a bias node, a drain connected to the output node, and a source connected to a second supply voltage rail. The gates of the cascode transistor and the load transistor are biased such that the input transistor and the cascode transistor are operated near their threshold and the load transistor is operated above threshold. In a presently preferred embodiment of the present invention, the input transistor and the cascode transistor of the sense amplifier are wide and short, such that they operate in below threshold, whereas the load transistor is made long and relatively narrow, so that it operates above threshold.Type: GrantFiled: July 11, 1996Date of Patent: December 1, 1998Assignee: Synaptics, IncorporatedInventors: Carver A. Mead, Tobias Delbruck
-
Patent number: 5837574Abstract: A capacitor coupled contactless imager structure and method of manufacturing the structure results in a phototransistor that includes an N-type collector region formed in P-type semiconductor material. A P-type base region is formed in the collector region. An n-doped polysilicon emitter contact is formed in contact with the surface of the P-type base region such that an n+ epitaxial region is formed in the base region as the emitter of the imager phototransistor. Silicon dioxide separates the polysilicon emitter contact and exposed surfaces of the base region from a layer of poly2 about 500-600 .ANG. thick that is formed to cover the entire base region.Type: GrantFiled: January 29, 1997Date of Patent: November 17, 1998Assignee: National Semiconductor CorporationInventors: Albert Bergemont, Carver A. Mead, Min-hwa Chi, Hosam Haggag
-
Patent number: 5838176Abstract: A correlated double sampling circuit comprising an input node comprising a first plate of input capacitor and an output node. A first plate of a feedback capacitor is connected to the output node and a second plate of the feedback capacitor is connected to a second plate of the input capacitor. An input transistor has a gate connected to the second plate of the input capacitor, a source connected to a first supply voltage rail, and a drain connected to the output node. A load transistor has a gate connected to a bias node, a drain connected to the output node, and a source connected to a second supply voltage rail. A reset transistor is connected between output node and the second plate of the input capacitor, and has a gate connected to a reset signal line.Type: GrantFiled: June 2, 1997Date of Patent: November 17, 1998Assignee: Foveonics, Inc.Inventors: Tobias Delbruck, Carver A. Mead
-
Patent number: 5825063Abstract: A three-terminal silicon MOS transistor with a time-varying transfer function is provided which may operate both as a single transistor analog learning device and as a single transistor non-volatile analog memory. The time-varying transfer function is achieved by adding or removing electrons from the fully insulated floating gate of an N-type MOS floating gate transistor. The transistor has a control gate capacitively coupled to the floating gate; it is from the perspective of this control gate that the transfer function of the transistor is modified. Electrons are removed from the floating gate via Fowler-Nordheim tunneling. Electrons are added to the floating gate via hot-electron injection.Type: GrantFiled: July 26, 1996Date of Patent: October 20, 1998Assignee: California Institute of TechnologyInventors: Christopher J. Diorio, Paul E. Hasler, Bradley A. Minch, Carver A. Mead
-
Patent number: 5776795Abstract: A contactless capacitor coupled bipolar phototransistor having an integrated electronic shutter for reducing the overflow and blooming problems associated with the imaging of strong images. Overflow control and an anti-blooming mechanism are obtained by use of a second emitter (the "shutter") which is used to remove excess image generated charge. This prevents the base-emitter junction potential from becoming forward biased during image integration when the phototransistor is exposed to a strong image. The shutter is biased slightly lower than the first emitter of the phototransistor so that the base-shutter junction is forward biased sooner than the base-emitter junction when the imaging element is exposed to a strong image. The overflow current of the generated holes is then drained to the shutter, rather than into the emitter where it would produce noise on the column sense line.Type: GrantFiled: September 2, 1997Date of Patent: July 7, 1998Assignee: Foveonics, Inc.Inventors: Min-Hwa Chi, Albert Bergemont, Carver Mead