Patents by Inventor Charles H. Moore
Charles H. Moore has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100281238Abstract: A computer array (10) has a plurality of computers (12). The computers (12) communicate with each other asynchronously, and the computers (12) themselves operate in a generally asynchronous manner internally. When one computer (12) attempts to communicate with another it goes to sleep until the other computer (12) is ready to complete the transaction, thereby saving power and reducing heat production. The sleeping computer (12) can be awaiting data or instructions (12). In the case of instructions, the sleeping computer (12) can be waiting to store the instructions or to immediately execute the instructions. In the later case, the instructions are placed in an instruction register (30a) when they are received and executed therefrom, without first placing the instructions first into memory. The instructions can include a micro-loop (100) which is capable of performing a series of operations repeatedly.Type: ApplicationFiled: July 1, 2010Publication date: November 4, 2010Inventor: Charles H. Moore
-
Publication number: 20100254197Abstract: A novel memory circuit includes a pulse line, a memory latch including an enable port, and a pulse delay element interposed between the pulse line and the enable port of the memory latch. In a particular embodiment, the pulse delay element includes a series of logic gates. In a more particular embodiment, the series of logic gates include a feedback line for disconnecting the enable port from the pulse line. In another particular embodiment, the enable ports of two different memory latches are connected to the same pulse line via two different latch pulse delay elements, each having different delay times. In a more particular embodiment, the data output port of the first latch is connected to the data input port of the second latch.Type: ApplicationFiled: April 1, 2009Publication date: October 7, 2010Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Patent number: 7774399Abstract: A system for performing parallel multiplication on a plurality of factors. In a binary processor, a first and a second memory have pluralities of bit-positions. The first memory holds a first value as a multiplier that will commonly serve as multiple of the factors, and the second memory holds a second value that is representative of multiple multiplicands that are other of the factors. A multiplier bit-count is determined of the significant bits in the multiplier. And a +* operation is performed with the first value and said second value a quantity of times equaling the multiplier bit-count.Type: GrantFiled: April 18, 2008Date of Patent: August 10, 2010Assignee: VNS Portfolio LLCInventors: Gibson Dana Elliot, Charles H. Moore
-
Patent number: 7752422Abstract: A computer array (10) has a plurality of computers (12). The computers (12) communicate with each other asynchronously, and the computers (12) themselves operate in a generally asynchronous manner internally. When one computer (12) attempts to communicate with another it goes to sleep until the other computer (12) is ready to complete the transaction, thereby saving power and reducing heat production. The sleeping computer (12) can be awaiting data or instructions (12). In the case of instructions, the sleeping computer (12) can be waiting to store the instructions or to immediately execute the instructions. In the later case, the instructions are placed in an instruction register (30a) when they are received and executed therefrom, without first placing the instructions first into memory. The instructions can include a micro-loop (100) which is capable of performing a series of operations repeatedly.Type: GrantFiled: May 26, 2006Date of Patent: July 6, 2010Assignee: VNS Portfolio LLCInventor: Charles H. Moore
-
Publication number: 20100138207Abstract: An integrated circuit simulator and method of integrated circuit simulation comprising providing a voltage lookup table having predetermined drain voltage data for a given transistor type, providing a voltage lookup table having predetermined gate voltage data for a given transistor type and providing a temperature lookup table having predetermined temperature data. Then simulating operation for each transistor in the integrated circuit by determining a current value through the transistor in dependence upon one of the predetermined voltage data values and one of the predetermined temperature data values; and simulating operation for each transistor in the integrated circuit by determining a transistor temperature value and incrementing a simulation time step and repeating the last two steps until simulations complete.Type: ApplicationFiled: December 2, 2008Publication date: June 3, 2010Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20100123570Abstract: A zoned interactive control area (10) wherein an architectural space is divided into a plurality of zones (16), each having its own sensor(s) and zone lights (18). The zone lights (18) are controlled by a controller (20) such that there are different lighting levels (55, 57, 59) depending upon whether a zone (16) is occupied, whether an adjacent zone (16)is occupied, whether some other zone (16)is occupied, and the like. A variable control method (50) is adaptable such that fine control and adaptation for special circumstances can be achieved. Other types of devices can also be controlled according to the present inventive method and apparatus.Type: ApplicationFiled: December 18, 2008Publication date: May 20, 2010Applicant: VNS PORTFOLIO LLCInventors: Nicholas A. Antonopoulos, F. Eric Saunders, Charles H. Moore
-
Publication number: 20100125441Abstract: An integrated circuit simulator and method of integrated circuit simulation comprising providing a voltage lookup table having predetermined drain voltage data for a given transistor type, providing a voltage lookup table having predetermined gate voltage data for a given transistor type and providing a temperature lookup table having predetermined temperature data. Then simulating operation for each transistor in the integrated circuit by determining a current value through the transistor in dependence upon one of the predetermined voltage data values and one of the predetermined temperature data values; and simulating operation for each transistor in the integrated circuit by determining a transistor temperature value and incrementing a simulation time step and repeating the last two steps until simulations complete.Type: ApplicationFiled: December 11, 2008Publication date: May 20, 2010Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20100125440Abstract: A method of preparing a circuit simulator, said method comprising initializing a normalized adjusted gate voltage value. Then performing the steps of determining a normalized adjusted gate voltage datum in dependence upon the initial normalized adjusted gate voltage value. Storing the normalized adjusted gate voltage datum at a memory address in a one-dimensional array based on the normalized adjusted gate voltage. Decrementing the normalized adjusted gate voltage value by a predetermined decrement amount. And verifying the decremented gate voltage value. Then repeating until a stop gate voltage value is reached.Type: ApplicationFiled: November 17, 2008Publication date: May 20, 2010Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20100117880Abstract: An improvement in sampling a high frequency input analog signal and converting it to a digital output signal is disclosed. This is accomplished by using a multitude of analog-to-digital converters in conjunction with a distributed sampling system. This combination of multiple converters and a distributed sampling system allows use of conventional device processing, such as that of 0.18 micron silicon, and also provides accurate sampling of very high frequency input signals. The distributed sampling system provides multiple samplings of the input signal by using multiple ADCs for multiple samplings, wherein each sampling is sequentially offset a fixed amount of time from the most recent preceding sampling. Each ADC has a designated central processing unit (CPU) to obtain sufficient data transfer capabilities. The samplings from the multitude of ADCs are a series of sequential digital output values.Type: ApplicationFiled: August 10, 2009Publication date: May 13, 2010Inventors: Charles H. Moore, Leslie O. Snively, John Huie
-
Patent number: 7710505Abstract: The invention provides a method for improving the functionality of the jump button associated with television, cable/satellite receiver, or any other multi-channel device controlling remote control. The apparatus provides a jump button with the ability to access a wide variety of channels in an intelligent manner. At present, the jump button has the functionality such that the jump to location associated with selecting the jump button is the previously viewed channel, regardless of how the current channel being viewed is selected. The invention disclosed herein is a method of performing jumps on a device like a remote control in a more useful manner.Type: GrantFiled: April 16, 2008Date of Patent: May 4, 2010Assignee: VNS Portfolio LLCInventor: Charles H. Moore
-
Publication number: 20100064118Abstract: A method and apparatus for reducing latency in computer processors. The method incorporates a special instruction set that provides an indication of whether a particular instruction is capable of being executed nearly simultaneously with a preceding instruction in the same group. In such a situation, multiple instructions may be executed at a rate faster than expected. A simple apparatus for accomplishing this method is illustrated.Type: ApplicationFiled: September 10, 2008Publication date: March 11, 2010Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20100023733Abstract: A method and apparatus to gain additional functionality of a microprocessor by adding an extended instruction set mode. In this mode, the result of executing an instruction may be changed without changing the instruction itself. In the extended instruction set mode, there is an increase to the number of bits of precision when executing the plus instruction. An additional bit position is added to the program counter register. When this bit is set, the microprocessor is in extended instruction set mode. In addition, a new one bit latch is provided. The latch may be changed only when the microprocessor is in extended instruction set mode. The latch is defined as holding a true carry bit. A significant bit of a register holding a sum is saved in the carry latch at the end of the plus instruction.Type: ApplicationFiled: December 18, 2008Publication date: January 28, 2010Applicant: VNS PORTFOLIO LLCInventors: Charles H. Moore, Gregory V. Bailey
-
Publication number: 20090300334Abstract: A computer array (10) has a plurality of computers (12). The computers (12) communicate with each other asynchronously, and the computers (12) themselves operate in a generally asynchronous manner internally. When one computer (12) attempts to communicate with another it goes to sleep until the other computer (12) is ready to complete the transaction, thereby saving power and reducing heat production. The sleeping computer (12) can be awaiting data or instructions (12). In the case of instructions, the sleeping computer (12) can be waiting to store the instructions or to immediately execute the instructions. In the later case, the instructions are placed in an instruction register (30a) when they are received and executed therefrom, without first placing the instructions first into memory.Type: ApplicationFiled: June 5, 2008Publication date: December 3, 2009Applicant: VNS PORTFOLIO LLCInventors: Dean Sanderson, Charles H. Moore, Randy Leberknight, Michael B. Montvelishsky, Jeffrey A. Fox
-
Patent number: 7617383Abstract: A stack processor comprises a data stack with a T register, an S register, and eight hardwired bottom registers which function in a circular repeating pattern. The stack processor also comprises a return stack containing an R register, and eight hardwired bottom registers which function in a circular repeating pattern. The circular register arrays described herein eliminate overflow and underflow stack conditions.Type: GrantFiled: August 11, 2006Date of Patent: November 10, 2009Assignee: VNS Portfolio LLCInventors: Charles H. Moore, Jeffrey Arthur Fox, John W. Rible
-
Publication number: 20090265524Abstract: A method and apparatus for connecting multiple cores to form a multi core processor. Each processor is connected to at least two other processors, each of which is a mirror image of the first processor. The processors are connected to form a two dimensional matrix connected by one drop busses.Type: ApplicationFiled: April 18, 2008Publication date: October 22, 2009Inventors: Charles H. Moore, Jeffrey Arthur Fox, John W. Rible
-
Publication number: 20090262255Abstract: The invention provides a method for improving the functionality of the jump button associated with television, cable/satellite receiver, or any other multi-channel device controlling remote control. The apparatus provides a jump button with the ability to access a wide variety of channels in an intelligent manner. At present, the jump button has the functionality such that the jump to location associated with selecting the jump button is the previously viewed channel, regardless of how the current channel being viewed is selected. The invention disclosed herein is a method of performing jumps on a device like a remote control in a more useful manner.Type: ApplicationFiled: April 16, 2008Publication date: October 22, 2009Inventor: Charles H. Moore
-
Publication number: 20090259770Abstract: A method and apparatus for serialization of a transmitted data stream and deserialization of data on a single die chip 105, including a plurality of processors 110 on a single chip 105. The processors on the chip 105 are connected by single drop busses 120 and act as individual processors with at least some dedicated memory 118. The method of serializing includes initialization of a register serializing a most significant bit from said register, moving all bits in the direction of the most significant bit, replacing the least significant bit with a value of zero, and continuing said serializing and moving steps are continued until a stopping condition is met. The method of deserialization of a data word includes initializing a register used for deserialization, deserializing a bit, positioning the bit in the least significant bit of the register, moving all bits in the direction of the most significant bit, and continuing the positioning and moving steps until a stopping condition is reached.Type: ApplicationFiled: April 10, 2009Publication date: October 15, 2009Applicant: VNS PORTFOLIO LLCInventors: Charles H. Moore, Gregory V. Bailey
-
Publication number: 20090257263Abstract: A method and apparatus for forming computer memory 10 including RAM, ROM, Stacks and other registers. The memory array 10 includes a number of individual memory cells 40, 42, 44, 46 connected to each other by word lines 18, 20 and bit lines 30, 32. Memory cells 40, 42, 44, 46 word lines 18, 20 and bit lines 30, 32 are oriented in a manner to provide minimum line length and a substantialy square geometry. The method includes arranging the memory cells in an interleaved formation.Type: ApplicationFiled: October 1, 2008Publication date: October 15, 2009Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20090259826Abstract: Disclosed is a system and method of adding functionality to a microprocessor, especially a RISC machine having a plurality of cores, with minimal changes in circuitry and while maintaining legacy features. An enhancement to the microprocessor involves modifying a program counter register (P-register). This invention increases the number of bits in the P-register from 9 to 10. A tenth bit signals an extended instruction mode. When the tenth bit is not set, microprocessor instructions perform legacy functions. When the tenth bit is set, the extended instruction mode is active and instructions perform different or enhanced functions.Type: ApplicationFiled: November 13, 2008Publication date: October 15, 2009Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore
-
Publication number: 20090259892Abstract: The method includes predetermining an output enable time period by measuring the maximum settling time when a signal is read during a transition from 0 to 1 or vice versa, and multiplying the maximum settling time by a safety factor 2.5, to set an output enable time period; reading and latching an input value; and transmitting the latched value onward after the predetermined output enable time period. An embodiment of the apparatus 10 includes two inverters 12, 14 and two pass gates 16, 18 and connected to a line 20 at its input. The pass gates 16, 18 are connected in a multiplexer configuration. A third pass gate 30 for connecting line 32, carrying the (inverted) output B of the metalatch, to further circuit portions, according to a 2-bit output enable signal applied to control lines 34, 36 respectively. In alternate embodiments, other logic circuit portions already provided can perform the function of pass gate 30.Type: ApplicationFiled: October 2, 2008Publication date: October 15, 2009Applicant: VNS PORTFOLIO LLCInventor: Charles H. Moore