Patents by Inventor Charles Ray Johns
Charles Ray Johns has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Method to provide atomic update primitives in an asymmetric heterogeneous multiprocessor environment
Patent number: 7814281Abstract: The present invention provides for atomic update primitives in an asymmetric single-chip heterogeneous multiprocessor computer system having a shared memory with DMA transfers. At least one lock line command is generated from a set comprising a get lock line command with reservation, a put lock line conditional command, and a put lock line unconditional command.Type: GrantFiled: August 30, 2006Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, James Allan Kahle, Peichum Peter Liu, Thuong Quang Truong -
Patent number: 7802023Abstract: Methods and apparatus provide for interconnecting one or more multiprocessors and one or more external devices through one or more configurable interface circuits, which are adapted for operation in: (i) a first mode to provide a coherent symmetric interface; or (ii) a second mode to provide a non-coherent interface.Type: GrantFiled: October 14, 2005Date of Patent: September 21, 2010Assignees: Sony Computer Entertainment Inc., International Business Machines CorporationInventors: Takeshi Yamazaki, Scott Douglas Clark, Charles Ray Johns, James Allan Kahle
-
Patent number: 7793125Abstract: A power system couples to a multi-core processor to provide power to the processor. The power system throttles at least one of the cores of the processor when the power that the processor consumes from the power system exceeds a predetermined threshold power. The power system may reduce the rate of instruction issue by a particular core or clock gate a particular core to provide power throttling. The power system dynamically responds to variance of the actual output voltage that processor circuitry receives from the power system in comparison to an expected output voltage over time and corrects for such variance.Type: GrantFiled: January 10, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Robert Walter Berry, Jr., Charles Ray Johns, Christopher J. Kuruts
-
Patent number: 7756668Abstract: A computer implemented method, data processing system, and processor are provided for logging a maximal temperature in an integrated circuit. A digital thermal sensor senses a temperature in the integrated circuit. The sensed temperature of the digital thermal sensor is read and a determination is made as to whether the sensed temperature is higher than a current maximal temperature. The sensed temperature is logged in response to the sensed temperature being higher than the current maximal temperature. The sensed temperature becomes a new maximal temperature for the integrated circuit.Type: GrantFiled: May 8, 2008Date of Patent: July 13, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7756666Abstract: A computer implemented method, data processing system, and computer usable code are provided for generation of hardware thermal profiles for a set of processors. Sampling is performed of the thermal states of the set of processors during the execution of a set of workloads to create sampled information. The sampled information and thermal characteristics of the set of processors are combined and a thermal index is generated based on the sampled information and characteristics of the set of processors.Type: GrantFiled: April 18, 2008Date of Patent: July 13, 2010Assignee: International Business Machines CorporationInventors: Maximino Aguilar, Jr., Charles Ray Johns, Mark Richard Nutter, James Michael Stafford
-
Patent number: 7747407Abstract: A computer implemented method, data processing system, and processor are provided for thermal interrupt generation. An interrupt temperature is set to a first temperature and an interrupt direction is to a greater than or equal to determination. A determination is made as to whether a sensed temperature from a digital thermal sensor meets or exceeds the interrupt temperature in response to the interrupt direction. A first interrupt is generated in response to the sensed temperature meeting or exceeding the interrupt temperature.Type: GrantFiled: December 17, 2008Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7725660Abstract: A method for maintaining cache coherency for a multi-node system using a specialized bridge which allows for fewer forward progress dependencies. A local node makes a determination whether a request is a local or system request. If the request is a local request, a look-up of a directory in the local node is performed. If an entry in the directory of the local node indicates that data in the request does not have a remote owner and that the request does not have a remote destination, the coherency of the data is resolved on the local node, and a transfer of the data specified in the request is performed if required and if the request is a local request. If the entry indicates that the data has a remote owner or that the request has a remote destination, the request is forwarded to all remote nodes in the multi-node system.Type: GrantFiled: July 26, 2007Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: Gary Dale Carpenter, Scott Douglas Clark, Bernard Charles Drerup, Russell Dean Hoover, Charles Ray Johns, David John Krolak, Prasanna Srinivasan, Thuong Quang Truong
-
Patent number: 7725618Abstract: The present invention provides a method and apparatus for creating memory barriers in a Direct Memory Access (DMA) device. A memory barrier command is received and a memory command is received. The memory command is executed based on the memory barrier command. A bus operation is initiated based on the memory barrier command. A bus operation acknowledgment is received based on the bus operation. The memory barrier command is executed based on the bus operation acknowledgment. In a particular aspect, memory barrier commands are direct memory access sync (dmasync) and direct memory access enforce in-order execution of input/output (dmaeieio) commands.Type: GrantFiled: July 29, 2004Date of Patent: May 25, 2010Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, Peichun Peter Liu, Thuong Truong, Takeshi Yamazaki
-
Patent number: 7720982Abstract: A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.Type: GrantFiled: March 12, 2007Date of Patent: May 18, 2010Assignees: Sony Computer Entertainment Inc., International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Masakazu Suzuoki, Takeshi Yamazaki, Harm Peter Hofstee, Martin E. Hopkins, Charles Ray Johns, James Allan Kahle, Shigehiro Asano, Atsushi Kunimatsu
-
Patent number: 7721128Abstract: A computer implemented method, data processing system, and processor are provided for implementation of thermal throttling logic. A sensed temperature value is received from a digital thermal sensor representing a current temperature of a unit associated with the digital thermal sensor in the integrated circuit. The sensed temperature is reported as the current temperature in a status register. The unit in the integrated circuit is throttled in response to the current temperature exceeding a first predetermined value.Type: GrantFiled: June 21, 2006Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7721123Abstract: A component of a microprocessor-based data processing system, which includes features for regulating power consumption in snoopable components and has gating off memory coherency properties, is determined to be in a relatively inactive state and is transitioned to a non-snoopable low power mode. Then, when a snoop request occurs, a retry protocol is sent in response to the snoop request. In conjunction with the retry protocol, a signal is sent to bring the component into snoopable mode. When the retry snoop is requested, the component is in full power mode and can properly respond to the snoop request. After the snoop request has been satisfied, the component again enters into a low power mode.Type: GrantFiled: February 4, 2008Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Shigehiro Asano, Jeffrey Douglas Brown, Michael Norman Day, Charles Ray Johns, James Allan Kahle, Alvan Wing Ng, Michael Fan Wang, Thuong Quang Truong
-
Patent number: 7698473Abstract: Methods and apparatus provide for transferring a plurality of data blocks between a shared memory and a local memory of a processor in response to a single DMA command issued by the processor to a direct memory access controller (DMAC), wherein the processor is capable of operative communication with the shared memory and the DMAC is operatively coupled to the local memory.Type: GrantFiled: January 5, 2005Date of Patent: April 13, 2010Assignee: Sony Computer Entertainment Inc.Inventors: Takeshi Yamazaki, Tsutomu Horikawa, James Allan Kahle, Charles Ray Johns, Michael Norman Day, Peichun Peter Liu
-
Patent number: 7698089Abstract: A computer implemented method, data processing system, computer usable code, and apparatus are provided for generation of software thermal profiles for applications executing on a set of processors. Sampling is performed of the hardware operations occurring in a set of processors during the execution of a set of workloads to create sampled information. A thermal index is then generated based on the sampled information.Type: GrantFiled: November 29, 2005Date of Patent: April 13, 2010Assignee: International Business Machines CorporationInventors: Maximino Aguilar, Jr., Charles Ray Johns, Mark Richard Nutter, James Michael Stafford
-
Patent number: 7689783Abstract: A system for sharing memory by heterogeneous processors, each of which is adapted to process its own instruction set, is presented. A common bus is used to couple the common memory to the various processors. In one embodiment, a cache for more than one of the processors is stored in the shared memory. In another embodiment, some of the processors include a local memory area that is mapped to the shared memory pool. In yet another embodiment, local memory included on one or more of the processors is partially shared so that some of the local memory is mapped to the shared memory area, while remaining memory in the local memory is private to the particular processor.Type: GrantFiled: August 17, 2007Date of Patent: March 30, 2010Assignee: International Business Machines CorporationInventors: Harm Peter Hofstee, Charles Ray Johns, James Allan Kahle
-
Patent number: 7681053Abstract: A computer implemented method, data processing system, and processor are provided for thermal throttle control with minimal impact to interrupt latency. A setting of an interrupt status bit is monitored. A determination is made as to whether an interrupt associated with the interrupt status bit is an unmasked interrupt in response to the interrupt status bit being set. An existing throttling mode is disabled and the interrupt handled in response to the interrupt being unmasked, where the interrupt latency of the integrated circuit is reduced.Type: GrantFiled: June 21, 2006Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7669013Abstract: A method for maintaining cache coherency for a multi-node system using a specialized bridge which allows for fewer forward progress dependencies. A look-up of a local node directory is performed if a request received at a multi-node bridge of the local node is a system request. If a directory entry indicates that data specified in the request has a local owner or local destination, the request is forwarded to the local node. If the local node determines that the request is a local request, a look-up of the local node directory is performed. If the directory entry indicates that data specified in the request has a local owner and local destination, the coherency of the data on the local node is resolved and a transfer of the request data is performed if required. Otherwise, the request is forwarded to all remote nodes in the multi-node system.Type: GrantFiled: July 26, 2007Date of Patent: February 23, 2010Assignee: International Business Machines CorporationInventors: Gary Dale Carpenter, Scott Douglas Clark, Bernard Charles Drerup, Russell Dean Hoover, Charles Ray Johns, David John Krolak, Prasanna Srinivasan, Thuong Quang Truong
-
Patent number: 7657667Abstract: The present invention provides a method and a system for providing cache management commands in a system supporting a DMA mechanism and caches. A DMA mechanism is set up by a processor. Software running on the processor generates cache management commands. The DMA mechanism carries out the commands, thereby enabling the software program management of the caches. The commands include commands for writing data to the cache, loading data from the cache, and for marking data in the cache as no longer needed. The cache can be a system cache or a DMA cache.Type: GrantFiled: March 25, 2004Date of Patent: February 2, 2010Assignee: International Business Machines CorporationInventors: Charles Ray Johns, James Allan Kahle, Peichun Peter Liu, Thuong Quang Truong
-
Patent number: 7647433Abstract: A system and method for flexible multiple protocols are presented. A device's logical layer may be dynamically configured on a per interface basis to communicate with external devices in a coherent or a non-coherent mode. In coherent mode, commands such as coherency protocol, system commands, and snoop response pass from the device's internal system bus to an external device, thereby creating a logical extension of the devices internal system bus. In non-coherent mode, the input-output bus unit receives commands from the internal system bus and generates non-coherent input-output commands, which are eventually received by an external device.Type: GrantFiled: August 23, 2007Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Scott Douglas Clark, Charles Ray Johns, James Allan Kahle
-
Patent number: 7603576Abstract: A computer implemented method, data processing system, and processor are provided for hysteresis in thermal throttling. A digital thermal sensor senses a temperature in the integrated circuit. A determination is made as to whether the sensed temperature is greater than or equal to a throttling temperature. A throttling mode is initiated in response to the sensed temperature meeting or exceeding the throttling temperature. The digital thermal sensor senses a new temperature. A determination is made as to whether the new sensed temperature is less than an end throttling temperature. The throttling mode is disabled in response to the new sensed temperature being less than the end throttling temperature.Type: GrantFiled: June 21, 2006Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7596430Abstract: A computer implemented method, data processing system, computer usable code, and apparatus are provided for optimizing the thermal performance of a computer system. A set of processor cores associated with the computer system are identified. A thermal index is requested for each of the set of processor cores and the processor cores are ranked based on the thermal index. Software is then mapped to execute on an optimal processor core form the set of processor cores based on the ranking.Type: GrantFiled: May 3, 2006Date of Patent: September 29, 2009Assignee: International Business Machines CorporationInventors: Maximino Aguilar, Jr., Charles Ray Johns, Mark Richard Nutter, James Michael Stafford