Patents by Inventor Charles Ray Johns
Charles Ray Johns has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080189071Abstract: A computer implemented method, data processing system, and computer usable code are provided for generation of hardware thermal profiles for a set of processors. Sampling is performed of the thermal states of the set of processors during the execution of a set of workloads to create sampled information. The sampled information and thermal characteristics of the set of processors are combined and a thermal index is generated based on the sampled information and characteristics of the set of processors.Type: ApplicationFiled: April 18, 2008Publication date: August 7, 2008Applicant: International Business Machines CorporationInventors: Maximino Aguilar, Charles Ray Johns, Mark Richard Nutter, James Michael Stafford
-
Publication number: 20080172735Abstract: A system and method for providing an alternate keypad arrangement in a virtual keypad is presented. In the alternate keypad arrangement, the virtual keys are laid out in a non-sequential arrangement. In one embodiment, the labels displayed on the virtual keys appear sequential, however the values registered when the user presses the virtual key does not match the label and, hence, the values are laid out in a non-sequential manner. Using alternate keypad arrangements arranged in patterns enables the user to use a common pattern, or patterns easily remembered by the user, for a wide variety of authentication data used to access a wide variety of systems. Rather than remembering the specific PIN codes and passwords, the user simply remembers a pattern and selects virtual keys that match the pattern.Type: ApplicationFiled: March 15, 2008Publication date: July 17, 2008Inventors: Jie Jenie Gao, Charles Ray Johns, Michael Fan Wang
-
Publication number: 20080168287Abstract: A power system couples to a multi-core processor to provide power to the processor. The power system throttles at least one of the cores of the processor when the power that the processor consumes from the power system exceeds a predetermined threshold power. The power system may reduce the rate of instruction issue by a particular core or clock gate a particular core to provide power throttling. The power system dynamically responds to variance of the actual output voltage that processor circuitry receives from the power system in comparison to an expected output voltage over time and corrects for such variance.Type: ApplicationFiled: January 10, 2007Publication date: July 10, 2008Applicant: IBM CorporationInventors: Robert Walter Berry, Charles Ray Johns, Christopher J. Kuruts
-
Publication number: 20080162877Abstract: A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.Type: ApplicationFiled: March 15, 2008Publication date: July 3, 2008Inventors: Erik Richter Altman, Peter George Capek, Michael Karl Gschwind, Charles Ray Johns, Harm Peter Hofstee, Martin E. Hopkins, James Allan Kahle, Sumedh W. Sathaye, John-David Wellman, Ravi Nair
-
Patent number: 7395174Abstract: A computer implemented method, data processing system, and computer usable code are provided for generation of software thermal profiles for applications executing on a set of processors using thermal sampling. Sampling is performed of the thermal states of the set of processors for the set of workloads to create sampled information. A thermal index is then generated based on the sampled information.Type: GrantFiled: November 29, 2005Date of Patent: July 1, 2008Assignee: International Business Machines CorporationInventors: Maximino Aguilar, Jr., Charles Ray Johns, Mark Richard Nutter, James Michael Stafford
-
Patent number: 7389363Abstract: A system and method for flexible multiple protocols are presented. A device's logical layer may be dynamically configured on a per interface basis to communicate with external devices in a coherent or a non-coherent mode. In coherent mode, commands such as coherency protocol, system commands, and snoop response pass from the device's internal system bus to an external device, thereby creating a logical extension of the devices internal system bus. In non-coherent mode, the input-output bus unit receives commands from the internal system bus and generates non-coherent input-output commands, which are eventually received by an external device.Type: GrantFiled: February 3, 2005Date of Patent: June 17, 2008Assignee: International Business Machines CorporationInventors: Scott Douglas Clark, Charles Ray Johns, James Allan Kahle
-
Patent number: 7386414Abstract: A computer implemented method, data processing system, and computer usable code are provided for generation of hardware thermal profiles for a set of processors. Sampling is performed of the thermal states of the set of processors during the execution of a set of workloads to create sampled information. The sampled information and thermal characteristics of the set of processors are combined and a thermal index is generated based on the sampled information and characteristics of the set of processors.Type: GrantFiled: November 29, 2005Date of Patent: June 10, 2008Assignee: International Business Machines CorporationInventors: Maximino Aguilar, Jr., Charles Ray Johns, Mark Richard Nutter, James Michael Stafford
-
Publication number: 20080126817Abstract: A component of a microprocessor-based data processing system, which includes features for regulating power consumption in snoopable components and has gating off memory coherency properties, is determined to be in a relatively inactive state and is transitioned to a non-snoopable low power mode. Then, when a snoop request occurs, a retry protocol is sent in response to the snoop request. In conjunction with the retry protocol, a signal is sent to bring the component into snoopable mode. When the retry snoop is requested, the component is in full power mode and can properly respond to the snoop request. After the snoop request has been satisfied, the component again enters into a low power mode.Type: ApplicationFiled: February 4, 2008Publication date: May 29, 2008Inventors: Shigehiro Asano, Jeffrey Douglas Brown, Michael Norman Day, Charles Ray Johns, James Allan Kahle, Alvan Wing Ng, Michael Fan Wang, Thuong Quang Truong
-
Patent number: 7376532Abstract: A computer implemented method, data processing system, and processor are provided for logging a maximal temperature in an integrated circuit. A digital thermal sensor senses a temperature in the integrated circuit. The sensed temperature of the digital thermal sensor is read and a determination is made as to whether the sensed temperature is higher than a current maximal temperature. The sensed temperature is logged in response to the sensed temperature being higher than the current maximal temperature. The sensed temperature becomes a new maximal temperature for the integrated circuit.Type: GrantFiled: June 21, 2006Date of Patent: May 20, 2008Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Michael Fan Wang
-
Patent number: 7363432Abstract: A system for cache coherency comprises a memory. The memory comprises a plurality of data items and a plurality of directory information items, each data item uniquely associated with one of the plurality of directory information items. Each of the plurality of data items is configured in accordance with one of a plurality of access modes. Each of the plurality of directory information items comprises indicia of the access mode of its associated data item. A multiplexer couples to the memory and comprises a multiplex ratio. A plurality of buffers couple to the multiplexer and to the memory. The multiplex ratio is a function of the number of buffers in the plurality of buffers. A plurality of multiplexer/demultiplexers (MDMs) each uniquely couple to a different one of the plurality of buffers. A plurality of processing elements couple to the memory; each of the processing elements uniquely couples in a point-to-point connection to a different one of the plurality of MDMs.Type: GrantFiled: March 25, 2004Date of Patent: April 22, 2008Assignee: International Business Machines CorporationInventors: Michael Karl Gschwind, Charles Ray Johns, Thoung Quang Truong
-
Patent number: 7356713Abstract: A component of a microprocessor-based data processing system, which includes features for regulating power consumption in snoopable components and has gating off memory coherency properties, is determined to be in a relatively inactive state and is transitioned to a non-snoopable low power mode. Then, when a snoop request occurs, a retry protocol is sent in response to the snoop request. In conjunction with the retry protocol, a signal is sent to bring the component into snoopable mode. When the retry snoop is requested, the component is in full power mode and can properly respond to the snoop request. After the snoop request has been satisfied, the component again enters into a low power mode. Therefore, the component is able to enter into a low power mode in between snoops.Type: GrantFiled: July 31, 2003Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: Shigehiro Asano, Jeffrey Douglas Brown, Michael Norman Day, Charles Ray Johns, James Allan Kahle, Alvan Wing Ng, Michael Fan Wang, Thuong Quang Truong
-
Patent number: 7321956Abstract: A system for cache coherency comprises a memory. The memory comprises a plurality of data items and a plurality of directory information items, each data item uniquely associated with one of the plurality of directory information items. Each of the plurality of data items is configured in accordance with one of a plurality of access modes. Each of the plurality of directory information items comprises indicia of the access mode of its associated data item. A multiplexer couples to the memory and comprises a multiplex ratio. A plurality of buffers couple to the multiplexer and to the memory. The multiplex ratio is a function of the number of buffers in the plurality of buffers. A plurality of multiplexer/demultiplexers (MDMs) each uniquely couple to a different one of the plurality of buffers. A plurality of processing elements couple to the memory; each of the processing elements uniquely couples in a point-to-point connection to a different one of the plurality of MDMs.Type: GrantFiled: March 25, 2004Date of Patent: January 22, 2008Assignee: International Business Machines CorporationInventors: Michael Karl Gschwind, Charles Ray Johns, Thoung Quang Truong
-
Patent number: 7321958Abstract: A system for sharing memory by heterogeneous processors, each of which is adapted to process its own instruction set, is presented. A common bus is used to couple the common memory to the various processors. In one embodiment, a cache for more than one of the processors is stored in the shared memory. In another embodiment, some of the processors include a local memory area that is mapped to the shared memory pool. In yet another embodiment, local memory included on one or more of the processors is partially shared so that some of the local memory is mapped to the shared memory area, while remaining memory in the local memory is private to the particular processor.Type: GrantFiled: October 30, 2003Date of Patent: January 22, 2008Assignee: International Business Machines CorporationInventors: Harm Peter Hofstee, Charles Ray Johns, James Allan Kahle
-
Patent number: 7299372Abstract: The present invention provides for controlling the power consumption of an element. A first power control command is issued by software for the element. It is determined if the power control command corresponds to an allowable power control state for that element as defined by the hardware. If the power control command is not an allowable power control state for that element, the hardware sets the power control at a higher level than the power control state issued by the software. The software is real time software, and the software also sets minimally acceptable activity control states. A hierarchy of power consumption is defined for different elements of a chip by software, which provides the minimum level of power consumption by any element or sub-element on a chip.Type: GrantFiled: August 5, 2004Date of Patent: November 20, 2007Assignee: International Business Machines CorporationInventors: Jeffrey Douglas Brown, Michael Norman Day, Harm Peter Hofstee, Charles Ray Johns, James Allan Kahle, Michael Fan Wang
-
Patent number: 7299371Abstract: The present invention provides for controlling the power consumption of an element. A first power control command is issued by software for the element. It is determined if the power control command corresponds to an allowable power control state for that element as defined by the hardware. If the power control command is not an allowable power control state for that element, the hardware sets the power control at a higher level than the power control state issued by the software. A hierarchy of power consumption is defined for different elements of a chip by software, which provides the minimum level of power consumption by any element or sub-element on a chip.Type: GrantFiled: August 5, 2004Date of Patent: November 20, 2007Assignee: International Business Machines CorporationInventors: Micahel Norman Day, Harm Peter Hofstee, Charles Ray Johns, James Allan Kahle
-
Patent number: 7287103Abstract: A method, an apparatus, and a computer program product are provided for the handling of write mask operations in an XDR™ DRAM memory system. This invention eliminates the need for a two-port array because the mask generation is done as the data is received. Less logic is needed for the mask calculation because only 144 of the 256 possible byte values are decoded. The mask value is generated and stored in a mask array. Independently, the write data is stored in a write buffer. The mask value is utilized to generate a write mask command. Once the write mask command is issued, the write data and the mask value are transmitted to a multiplexer. The multiplexer masks the write data using the mask value, so that the masked data can be stored in the XDR DRAMS.Type: GrantFiled: May 17, 2005Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: Paul Allen Ganfield, Kent Harold Haselhorst, Charles Ray Johns, Peichun Peter Liu
-
Patent number: 7248696Abstract: The present invention provides data encryption for a differential bus employing transitional coding. The present invention maps, encodes and encrypts input data as a logic status for a given bus transfer cycle. The mapping, encoding and encrypting of the input data changes from bus transfer cycle to bus transfer cycle. The mapping, encoding and encrypting is a function of a pseudo-random number. A logic status is differentially transmitted from a bus transmitter to a bus receiver, to be mapped, decrypted and decoded as the corresponding output data.Type: GrantFiled: September 12, 2002Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: David John Craft, Charles Ray Johns
-
Patent number: 7243200Abstract: A method, an apparatus, and a computer program are provided for controlling memory access. Direct Memory Access (DMA) units have become commonplace in a number of bus architectures. However, managing limited system resources has become a challenge with multiple DMA units. In order to mange the multitude of commands generated and preserve dependencies, embedded flags in commands or a barrier command are used. These operations then can control the order in which commands are executed so as to preserve dependencies.Type: GrantFiled: July 15, 2004Date of Patent: July 10, 2007Assignee: International Business Machines CorporationInventors: Michael Norman Day, Charles Ray Johns, Peichun Peter Liu, Thuong Truong, Takeshi Yamazaki
-
Patent number: 7233998Abstract: A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.Type: GrantFiled: March 22, 2001Date of Patent: June 19, 2007Assignees: Sony Computer Entertainment Inc., Kabushiki Kaisha Toshiba, International Business Machines CorporationInventors: Masakazu Suzuoki, Takeshi Yamazaki, Harm Peter Hofstee, Martin E. Hopkins, Charles Ray Johns, James Allan Kahle, Shigehiro Asano, Atsushi Kunimatsu
-
Patent number: 7225277Abstract: A system and method are provided for setting up a direct memory access for a first processor. The system includes the first processor and a local memory. The local memory is coupled to the first processor. A first direct memory access controller (DMAC) is coupled to the first processor and the local memory. A system memory is in communication with the first DMAC. A second processor is in communication with the first DMAC such that the second processor sets up the first DMAC to handle data transfer between the local memory and the system memory. The second processor is interrupted when the first DMAC finishes handling the data transfer.Type: GrantFiled: September 4, 2003Date of Patent: May 29, 2007Assignee: International Business Machines CorporationInventors: Charles Ray Johns, Peichun Peter Liu, Thuong Quang Truong, Asano Shigehiro, Takeshi Yamazaki