Patents by Inventor Chien-Ping Huang
Chien-Ping Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110227226Abstract: The invention discloses a multi-chip stack structure having through silicon via and a method for fabricating the same. The method includes: providing a wafer having a plurality of first chips; forming a plurality of holes on a first surface of each of the first chips and forming metal posts and solder pads corresponding to the holes so as to form a through silicon via (TSV) structure; forming at least one groove on a second surface of each of the first chips to expose the metal posts of the TSV structure so as to allow at least one second chip to be stacked on the first chip, received in the groove and electrically connected to the metal posts exposed from the groove; filling the groove with an insulating material for encapsulating the second chip; mounting conductive elements on the solder pads of the first surface of each of the first chips and singulating the wafer; and mounting and electrically connecting the stacked first and second chips to a chip carrier via the conductive elements.Type: ApplicationFiled: June 2, 2011Publication date: September 22, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chiang, Chien-Ping Huang, Chin-Huang Chang, Chi-Hsin Chiu, Jung-Pin Huang
-
Patent number: 8013443Abstract: An electronic carrier board and a package structure thereof are provided. The electronic carrier board includes a carrier, at least one pair of bond pads formed on the carrier, and a protective layer covering the carrier. The protective layer is formed with openings for exposing the bond pads. A groove is formed between the paired bond pads and has a length larger than a width of an electronic component mounted on the paired bond pads. The groove is adjacent to one of the paired bond pads and communicates with a corresponding one of the openings where this bond pad is exposed. Accordingly, a clearance between the electronic component and the electronic carrier board can be effectively filled with an insulating resin for encapsulating the electronic component, thereby preventing voids and undesirable electrical bridging between the paired bond pads from occurrence.Type: GrantFiled: March 19, 2010Date of Patent: September 6, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Fang-Lin Tsai, Ho-Yi Tsai, Chih-Ming Huang, Chien-Ping Huang
-
Patent number: 8013436Abstract: A heat dissipation package structure and method for fabricating the same are disclosed, which includes mounting and electrically connecting a semiconductor chip to a chip carrier through its active surface; mounting a heat dissipation member having a heat dissipation section and a supporting section on the chip carrier such that the semiconductor chip can be received in the space formed by the heat dissipation section and the supporting section, wherein the heat dissipation section has an opening formed corresponding to the semiconductor chip; forming an encapsulant to encapsulate the semiconductor chip and the heat dissipation member; and thinning the encapsulant to remove the encapsulant formed on the semiconductor chip to expose inactive surface of the semiconductor chip and the top surface of the heat dissipation section from the encapsulant.Type: GrantFiled: June 13, 2008Date of Patent: September 6, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Min-Shun Hung, Yo-Yi Tsai, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Patent number: 8008769Abstract: A heat-dissipating semiconductor package structure and a method for manufacturing the same is disclosed. The method includes: disposing on and electrically connecting to a chip carrier at least a semiconductor chip and a package unit; disposing on the top surface of the package unit a heat-dissipating element having a flat portion and a supporting portion via the flat portion; receiving the package unit and semiconductor chip in a receiving space formed by the flat portion and supporting portion of the heat-dissipating element; and forming on the chip carrier encapsulant for encapsulating the package unit, semiconductor chip, and heat-dissipating element. The heat-dissipating element dissipates heat generated by the package unit, provides EMI shielding, prevents delamination between the package unit and the encapsulant, decreases thermal resistance, and prevents cracking.Type: GrantFiled: April 23, 2008Date of Patent: August 30, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Wen-Tsung Tseng, Ho-Yi Tsai, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Publication number: 20110198737Abstract: A quad flat non-leaded (QFN) package structure with an electromagnetic interference (EMI) shielding function is proposed, including: a lead frame having a die pad, a plurality of supporting portions connecting to the die pad and a plurality of leads disposed around the periphery of the die pad without connecting to the die pad; a chip mounted on the die pad; bonding wires electrically connecting the chip and the leads; an encapsulant for encapsulating the chip, the bonding wires and the lead frame and exposing the side and bottom surfaces of the leads and the bottom surface of the die pad; and a shielding film disposed on the top and side surfaces of the encapsulant and electrically connecting to the supporting portions for shielding from EMI. A method of fabricating the package structure as described above is further proposed.Type: ApplicationFiled: April 28, 2010Publication date: August 18, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chin-Tsai Yao, Chien-Ping Huang, Chun-Chi Ke
-
Patent number: 7993967Abstract: A semiconductor package and a fabrication method are disclosed. The fabrication method includes applying a sacrificial layer on one surface of a metal carrier, applying an insulation layer on the sacrificial layer, and forming through holes in the sacrificial layer and the insulation layer to expose the metal carrier; forming a conductive metallic layer in each through hole; forming a patterned circuit layer on the insulation layer to be electrically connected to the conductive metallic layer; mounting at least a chip on the insulation layer and electrically connecting the chip to the patterned circuit layer; forming an encapsulant to encapsulate the chip and the patterned circuit layer; and removing the metal carrier and the sacrificial layer to expose the insulation layer and conductive metallic layer to allow the conductive metallic layer to protrude from the insulation layer.Type: GrantFiled: November 12, 2009Date of Patent: August 9, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Yih-Jenn Jiang, Han-Ping Pu, Chien-Ping Huang, Cheng-Hsu Hsiao
-
Publication number: 20110186228Abstract: A showerhead is disclosed in this invention. The showerhead includes a bottom portion, at least one plate, and a top portion. The bottom portion includes a plurality of gas tubes which are integratedly formed on the bottom portion. The gas tubes include at least one first gas tube. The at least one plate includes a first plate. The first plate includes a plurality of first openings, wherein the gas tubes pass through the first openings. The top portion is coupled to the bottom portion for forming at least one inner space.Type: ApplicationFiled: April 9, 2010Publication date: August 4, 2011Applicant: HERMES-EPITEK CORPORATIONInventors: Chien-Ping Huang, Tsan-Hua Huang
-
Publication number: 20110186078Abstract: Semiconductor equipment is provided to include a reaction chamber, a movable frame, and at least one cleaning brush head. The cleaning brush head is configured to operate on at least one dirty portion to be cleaned within the reaction chamber. The movable frame is disposed within the reaction chamber. The movable frame is capable of carrying a susceptor. The cleaning brush head is capable of touching the dirty portion. The cleaning brush head is capable of moving relative to the dirty portion for removing the residue which is attached to the portion to be cleaned.Type: ApplicationFiled: March 17, 2010Publication date: August 4, 2011Applicant: HERMES-EPITEK CORPORATIONInventors: Chien-Ping HUANG, Tsan-Hua HUANG, Tsung-Hsun HAN
-
Publication number: 20110186761Abstract: A gate valve includes a valve member and a valve plate. The valve member includes an opening. The valve plate is capable of sealing the opening, and is further capable of moving a proper distance and rotating a proper angle relative to the opening so as to open or seal the opening.Type: ApplicationFiled: March 17, 2010Publication date: August 4, 2011Applicant: HERMES-EPITEK CORPORATIONInventors: Chien-Ping HUANG, Tsung-Hsun HAN
-
Publication number: 20110180649Abstract: A built-in module for an inverter and having tension control with integrated tension and velocity closed loops, where required tension feedbacks can be obtained by internal calculations of the inverter or feedback signals of a tension sensor. The tension control module is applied to provide a tension control for a winding mechanism which is operated by driving at least one motor. The tension control module firstly builds a tension control to provide a balanced tension to the winding mechanism. Afterward, the tension control module builds a velocity control to provide an accelerated or decelerated adjustment for the winding mechanism. Accordingly, the winding mechanism can stably maintain a tension-balanced operation.Type: ApplicationFiled: January 26, 2010Publication date: July 28, 2011Inventors: Chien-Ping HUANG, Cheng-Hsiang Kuo
-
Patent number: 7985618Abstract: A semiconductor device and a fabrication method thereof are provided. An opening having at least one slanted side is formed on a substrate. At least one chip and at least one passive component are mounted on the substrate. An encapsulant having a cutaway corner is formed on the substrate to encapsulate the chip and the passive component, wherein the cutaway corner of the encapsulant is spaced apart from the slanted side of the opening by a predetermined distance. A singulation process is performed to cut the encapsulant to form a package with a chamfer. The package is embedded in a lid to form the semiconductor device, wherein a portion of the substrate located between the slanted side of the opening and the cutaway corner of the encapsulant is exposed from the encapsulant to form an exposed portion. The present invention also provides a carrier for the semiconductor device.Type: GrantFiled: February 8, 2011Date of Patent: July 26, 2011Assignee: Siliconware Precision Industries, Co., Ltd.Inventors: Yun-Lung Tsai, Yu-Chieh Tsai, Chien-Chih Chen, Chien-Ping Huang
-
Publication number: 20110175210Abstract: An EMI shielding package structure includes a substrate unit having a first surface with a die mounting area and a second surfaces opposite to the first surface, metallic pillars formed on the first surface, a chip mounted on and electrically connected to the die-mounting area, an encapsulant covering the chip and the first surface while exposing a portion of each of the metallic pillars from the encapsulant, and a shielding film enclosing the encapsulant and electrically connecting to the metallic pillars. A fabrication method of the above structure by two cutting processes is further provided. The first cutting process forms grooves by cutting the encapsulant. After a shielding film is formed in the grooves and electrically connected to the metallic pillars, the complete package structure is formed by the second cutting process, thereby simplifying the fabrication process while overcoming inferior grounding of the shielding film as encountered in prior techniques.Type: ApplicationFiled: April 28, 2010Publication date: July 21, 2011Applicant: Siliconware Precision Industries Co., Ltd.Inventors: Chin-Tsai Yao, Chien-Ping Huang, Chun-Chi Ke
-
Patent number: 7981729Abstract: A multi-chip stack structure and a fabrication method thereof are proposed, including providing a leadframe having a die base and a plurality of leads and disposing a first and a second chips on the two surfaces of the die base respectively; disposing the leadframe on a heating block having a cavity in a wire bonding process with the second chip received in the cavity of the heating block; performing a first wire bonding process to electrically connect the first chip to the leads through a plurality of first bonding wires, and forming a bump on one side of the leads connected with the first bonding wires; disposing the leadframe in an upside down manner to the heating block via the bump with the first chip and the first bonding wires received in the cavity of the heating block; and performing a second wire bonding process to electrically connect the second chip to the leads through a plurality of second bonding wires.Type: GrantFiled: June 18, 2010Date of Patent: July 19, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Jung-Pin Huang, Chin-Huang Chang, Chien-Ping Huang, Chung-Lun Liu, Cheng-Hsu Hsiao
-
Publication number: 20110156180Abstract: Proposed is a package structure having a micro-electromechanical (MEMS) element, including a chip having a plurality of electrical connecting pads and a MEMS element formed thereon; a lid disposed on the chip for covering the MEMS element; a stud bump disposed on each of the electrical connecting pads; an encapsulant formed on the chip with part of the stud bumps being exposed from the encapsulant; and a metal conductive layer formed on the encapsulant and connected to the stud bumps. The invention is characterized by completing the packaging process on the wafer directly to enable thinner and cheaper package structures to be fabricated within less time. This invention further provides a method for fabricating the package structure as described above.Type: ApplicationFiled: April 28, 2010Publication date: June 30, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chang-Yueh Chan, Chien-Ping Huang, Chun-Chi Ke, Chun-An Huang, Chih-Ming Huang
-
Publication number: 20110159643Abstract: A fabrication method of a semiconductor package structure includes: patterning a metal plate having first and second surfaces; forming a dielectric layer on the metal plate; forming a metal layer on the first surface and the dielectric layer; forming metal pads on the second surface, the metal layer having a die pad and traces each having a bond pad; mounting a semiconductor chip on the die pad, followed by connecting electrically the semiconductor chip to the bond pads through bonding wires; forming an encapsulant to cover the semiconductor chip and the metal layer; removing portions of the metal plate not covered by the metal pads so as to form metal pillars; and performing a singulation process. The fabrication method is characterized by disposing traces with bond pads close to the die pad to shorten the bonding wires and forming metal pillars protruding from the dielectric layer to avoid solder bridging.Type: ApplicationFiled: April 29, 2010Publication date: June 30, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Pang-Chun Lin, Chun-Yuan Li, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20110157851Abstract: A package structure includes a base body having a first encapsulant and a wiring layer embedded in and exposed from the first encapsulant. The wiring layer has a plurality of conductive traces and a plurality of first electrical contact pads. The first encapsulant has openings for exposing the first electrical contact pads, a chip electrically connected to the wiring layer, and a second encapsulant formed on the base body for covering the chip and the wiring layer, thereby providing an even surface for preventing the encapsulant from cracking when the chip is mounted.Type: ApplicationFiled: April 13, 2010Publication date: June 30, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Pang-Chun Lin, Hsiao-Jen Hung, Chun-Yuan Li, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20110156227Abstract: A semiconductor package structure includes: a dielectric layer; a metal layer disposed on the dielectric layer and having a die pad and traces, the traces each including a trace body, a bond pad extending to the periphery of the die pad, and an opposite trace end; metal pillars penetrating the dielectric layer with one ends thereof connecting to the die pad and the trace ends while the other ends thereof protruding from the dielectric layer; a semiconductor chip mounted on the die pad and electrically connected to the bond pads through bonding wires; and an encapsulant covering the semiconductor chip, the bonding wires, the metal layer, and the dielectric layer. The invention is characterized by disposing traces with bond pads close to the die pad to shorten bonding wires and forming metal pillars protruding from the dielectric layer to avoid solder bridging encountered in prior techniques.Type: ApplicationFiled: April 29, 2010Publication date: June 30, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Pang-Chun Lin, Chun-Yuan Li, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20110156252Abstract: A semiconductor package having electrical connecting structures includes: a conductive layer having a die pad and traces surrounding the die pad; a chip; bonding wires; an encapsulant with a plurality of cavities having a depth greater than the thickness of the die pad and traces for embedding the die pad and the traces therein, and the cavities exposing the die pad and the traces; a solder mask layer formed in the cavities and having a plurality of openings for exposing the trace ends and a portion of the die pad; and solder balls formed in the openings and electrically connected to the trace ends. Engaging the solder mask layer with the encapsulant enhances adhesion strength of the solder mask layer so as to prolong the moisture permeation path and enhance package reliability.Type: ApplicationFiled: August 19, 2010Publication date: June 30, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Pang-Chun Lin, Chun-Yuan Li, Fu-Di Tang, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20110143498Abstract: A semiconductor package with a support structure and a fabrication method thereof are provided. With a chip being electrically connected to electrical contacts formed on a carrier, a molding process is performed. A plurality of recessed portions formed on the carrier are filled with an encapsulant for encapsulating the chip during the molding process. After the carrier is removed, the part of the encapsulant filling the recessed portions forms outwardly protruded portions on a surface of the encapsulant, such that the semiconductor package can be attached to an external device via the protruded portions.Type: ApplicationFiled: February 22, 2011Publication date: June 16, 2011Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chien-Ping Huang, Fu-Di Tang
-
Patent number: RE42653Abstract: A semiconductor package with a heat dissipating structure is provided. The heat dissipating structure includes a flat portion, and a plurality of support portions formed at edge corners of the flat portion for supporting the flat portion above a chip mounted on a substrate. The support portions are mounted at predetermined area on the substrate without interfering with arrangement of the chip and bonding wires that electrically connect the chip to the substrate. The support portions are arranged to form a space embraced by adjacent supports and the flat portion, so as to allow the bonding wires to pass through the space to reach area on the substrate outside coverage of the heat dissipating structure; besides, passive components or other electronic components can be mounted on the substrate at area within or outside the coverage of the heat dissipating structure, thereby improving flexibility in component arrangement in the semiconductor package.Type: GrantFiled: March 11, 2010Date of Patent: August 30, 2011Assignee: Siliconware Precision Industries Co., Ltd.Inventor: Chien-Ping Huang