Patents by Inventor Chien-Wen Chen
Chien-Wen Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11671124Abstract: A feedforward echo cancellation device includes: a first impedance circuit for responding to a transmission current to output a first current to a node; an echo cancellation current generating circuit for drawing an echo cancellation current from the node; a circuit module that is coupled to the echo cancellation current generating circuit and the node has a first impedance value adjusted based on a system convergence index of a communication device, where the first impedance value is used to determine a gain of a programmable gain amplifier in the communication device; and a second impedance circuit for responding to the transmission current to output a second current to the node, where a second impedance value of the second impedance circuit is adjusted based on the first impedance value of the circuit module accordingly. Specifically, the node is coupled to an input terminal of the programmable gain amplifier.Type: GrantFiled: February 8, 2022Date of Patent: June 6, 2023Assignee: Realtek Semiconductor Corp.Inventors: Chien-Wen Chen, Meng-Chun Chang, Chih-Yu Chen
-
Patent number: 11652506Abstract: A transceiver includes a first digital-to-analog converter (DAC), a second DAC, and a timing control module. In a calibration mode, the first DAC transmits a transmitting signal; the second DAC transmits an echo cancellation signal; and the timing control module, according to an echo signal of the transmitting signal and the echo cancellation signal, obtains a timing offset therebetween, and generates a first timing control signal and a second timing control signal to the first DAC and the second DAC according to the timing offset, respectively. The first DAC adjusts a transmission delay of transmitting the transmitting signal according to the first timing control signal, and/or the second DAC modifies a transmission delay of transmitting the echo cancellation signal according to the second timing control signal.Type: GrantFiled: January 31, 2022Date of Patent: May 16, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventor: Chien Wen Chen
-
Publication number: 20230110683Abstract: A feedforward echo cancellation device includes: a first impedance circuit for responding to a transmission current to output a first current to a node; an echo cancellation current generating circuit for drawing an echo cancellation current from the node; a circuit module that is coupled to the echo cancellation current generating circuit and the node has a first impedance value adjusted based on a system convergence index of a communication device, where the first impedance value is used to determine a gain of a programmable gain amplifier in the communication device; and a second impedance circuit for responding to the transmission current to output a second current to the node, where a second impedance value of the second impedance circuit is adjusted based on the first impedance value of the circuit module accordingly. Specifically, the node is coupled to an input terminal of the programmable gain amplifier.Type: ApplicationFiled: February 8, 2022Publication date: April 13, 2023Applicant: Realtek Semiconductor Corp.Inventors: Chien-Wen Chen, Meng-Chun Chang, Chih-Yu Chen
-
Publication number: 20230110555Abstract: A feed forward echo cancellation device includes a first impedance circuit, a second impedance circuit, and an echo cancellation current generator circuit. The first impedance circuit is configured to output a first current to a node in response to a transmission current. The second impedance circuit is configured to output a second current to a node in response to the transmission current. The echo cancellation current generator circuit is configured to drain an echo cancellation current from the node. The node is connected to an input terminal of a programmable gain amplifier circuit via a gain control circuit, and the gain control circuit is configured to set a gain of the programmable gain amplifier circuit.Type: ApplicationFiled: July 11, 2022Publication date: April 13, 2023Inventors: CHIEN-WEN CHEN, YI-CHING LIAO
-
Publication number: 20230060378Abstract: A transceiver includes a first digital-to-analog converter (DAC), a second DAC, and a timing control module. In a calibration mode, the first DAC transmits a transmitting signal; the second DAC transmits an echo cancellation signal; and the timing control module, according to an echo signal of the transmitting signal and the echo cancellation signal, obtains a timing offset therebetween, and generates a first timing control signal and a second timing control signal to the first DAC and the second. DAC according to the timing offset, respectively. The first DAC adjusts a transmission delay of transmitting the transmitting signal according to the first timing control signal, and/or the second DAC modifies a transmission delay of transmitting the echo cancellation signal according to the second timing control signal.Type: ApplicationFiled: January 31, 2022Publication date: March 2, 2023Inventor: CHIEN WEN CHEN
-
Publication number: 20220384864Abstract: A charging method and a battery pack are provided. The charging method for charging multiple cells of the battery pack include steps of: charging the cells of the battery pack using a charging voltage, and detecting a voltage difference ?VTDV between the cells, wherein a value of the charging voltage is a rated charging voltage value; and obtaining a new charging voltage value smaller than the rated charging voltage value according to the voltage difference ?VTDV between the cells, and decreasing the charging voltage to the new charging voltage value for charging the cells.Type: ApplicationFiled: December 2, 2021Publication date: December 1, 2022Inventor: Chien-Wen CHEN
-
Publication number: 20220323510Abstract: A method is provided for preparing an ECM material, including an ECM gel, from regenerative or regenerating tissue. ECM material prepared from regenerative or regenerating materials also is provided.Type: ApplicationFiled: May 9, 2022Publication date: October 13, 2022Inventors: Chien-Wen Chen, Yadong Wang
-
Publication number: 20220247424Abstract: A method for outputting a current includes performing a sorting operation on a plurality of current sources according to intensities of currents generated by the current sources, dividing the plurality of current sources into N current source sets according to a result of the sorting operation and a predetermined selection order, and enabling at least one current source set of the N current source sets to output the current according a target output value. The plurality of current sources have a same target current value. Each of the N current source sets includes at least one current source. In the N current source sets, a total quantity of current sources of the nth current source set is twice a total quantity of current sources of the (n?1)th current source set.Type: ApplicationFiled: September 1, 2021Publication date: August 4, 2022Inventors: JUEI CHIN SHEN, LIANG HUAN LEI, CHIEN WEN CHEN
-
Patent number: 11331348Abstract: A method is provided for preparing an ECM material, including an ECM gel, from regenerative or regenerating tissue. ECM material prepared from regenerative or regenerating materials also is provided.Type: GrantFiled: April 28, 2017Date of Patent: May 17, 2022Assignee: University of Pittsburgh—Of the Commonwealth System of Higher EducationInventors: Chien-Wen Chen, Yadong Wang
-
Patent number: 11231797Abstract: A touch display device includes a printed circuit board and a cover. The printed circuit board has a top surface, a bottom surface and soldering points. The printed circuit board includes a first printed circuit, a light element and a second printed circuit. A part of the first printed circuit is on the top surface or the bottom surface and connected with the corresponding soldering point. The light emitting element is on the top surface and electrically connected to the first printed circuit. On the top surface, the second printed circuit does not overlap with the first printed circuit. The cover covers the printed circuit board. The cover has light transmission areas which are aligned with the light elements. The second printed circuit is configured to provide a capacitance value coupled to a capacitive sensing element coupled between the second printed circuit and the cover.Type: GrantFiled: April 7, 2020Date of Patent: January 25, 2022Assignee: Opto Plus LED Corp.Inventors: Chien-Wen Chen, Chen-Chen Ou Yang, Kai-Chieh Yang
-
Publication number: 20210240906Abstract: Systems, methods, and devices are described herein for integrated circuit (IC) layout validation. A plurality of IC patterns are collected which include a first set of patterns capable of being manufactured and a second set of patterns incapable of being manufactured. A machine learning model is trained using the plurality of IC patterns. The machine learning model generates a prediction model for validating IC layouts. The prediction model receives data including a set of test patterns comprising scanning electron microscope (SEM) images of IC patterns. Design violations associated with an IC layout are determined based on the SEM images and the plurality of IC patterns. A summary of the design violations is provided for further characterization of the IC layout.Type: ApplicationFiled: April 19, 2021Publication date: August 5, 2021Inventors: Rachid Salik, Chin-Chang Hsu, Cheng-Chi Wu, Chien-Wen Chen, Wen-Ju Yang
-
Patent number: 11010529Abstract: Systems, methods, and devices are described herein for integrated circuit (IC) layout validation. A plurality of IC patterns are collected which include a first set of patterns capable of being manufactured and a second set of patterns incapable of being manufactured. A machine learning model is trained using the plurality of IC patterns. The machine learning model generates a prediction model for validating IC layouts. The prediction model receives data including a set of test patterns comprising scanning electron microscope (SEM) images of IC patterns. Design violations associated with an IC layout are determined based on the SEM images and the plurality of IC patterns. A summary of the design violations is provided for further characterization of the IC layout.Type: GrantFiled: September 16, 2019Date of Patent: May 18, 2021Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Rachid Salik, Chin-Chang Hsu, Cheng-Chi Wu, Chien-Wen Chen, Wen-Ju Yang
-
Patent number: 10962418Abstract: A measuring device including a light source emitting a light beam, a first beam splitter disposed on a light path of the light beam, an optical grating, a reflector, and a sensor is provided. The light beam is divided into first and second light beams by the first beam splitter. The optical grating is disposed on light paths of the first and second light beams. The first beam splitter enables the first light beam to be delivered to the optical grating. The reflector is disposed on the light path of the second light beam. The first beam splitter enables the second light beam to be delivered to the reflector and reflected to the optical grating. The first and second light beams are diffracted by the optical grating to generate multiple first and second diffraction light beams at different angles respectively, which are received by the sensor after interference.Type: GrantFiled: December 24, 2019Date of Patent: March 30, 2021Assignee: Industrial Technology Research InstituteInventor: Chien-Wen Chen
-
Publication number: 20210081509Abstract: Systems, methods, and devices are described herein for integrated circuit (IC) layout validation. A plurality of IC patterns are collected which include a first set of patterns capable of being manufactured and a second set of patterns incapable of being manufactured. A machine learning model is trained using the plurality of IC patterns. The machine learning model generates a prediction model for validating IC layouts. The prediction model receives data including a set of test patterns comprising scanning electron microscope (SEM) images of IC patterns. Design violations associated with an IC layout are determined based on the SEM images and the plurality of IC patterns. A summary of the design violations is provided for further characterization of the IC layout.Type: ApplicationFiled: September 16, 2019Publication date: March 18, 2021Inventors: Rachid Salik, Chin-Chang Hsu, Cheng-Chi Wu, Chien-Wen Chen, Wen-Ju Yang
-
Patent number: 10938394Abstract: A motor driving device includes a first hysteresis comparator, a second hysteresis comparator, a logic circuit, a control unit, and an inverter circuit. The logic circuit receives a start signal or a start completion signal to output the first output signal as a commutation signal according to the start signal, or to output the second output signal as the commutation signal according to the start completion signal, clamps the second output signal by the first output signal, stops outputting the commutation signal after the potential state of the commutation signal is changed, and unclamps the second output signal with the first output signal and outputs the commutation signal in response to a difference voltage between the first input signal and the second input signal being greater than a positive value of the first hysteresis voltage or less than a negative value of the first hysteresis voltage.Type: GrantFiled: March 4, 2020Date of Patent: March 2, 2021Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Chien-Wen Chen
-
Publication number: 20210028165Abstract: The present invention provides a capacitor structure including a metal oxide semiconductor (MOS) capacitor and a metal oxide metal (MOM) capacitor. A gate electrode, a source electrode and a drain electrode of the MOS capacitor have a first finger-shaped structure implemented by a first metal layer. The MOM capacitor comprises a second finger-shaped structure implemented by a second metal layer. The second metal layer is adjacent to the first metal layer in a vertical direction.Type: ApplicationFiled: June 19, 2020Publication date: January 28, 2021Inventors: Sz-Ying Yu, Jui-Yu Chang, Chien-Wen Chen
-
Publication number: 20210021271Abstract: A motor driving device includes a first hysteresis comparator, a second hysteresis comparator, a logic circuit, a control unit, and an inverter circuit. The logic circuit receives a start signal or a start completion signal to output the first output signal as a commutation signal according to the start signal, or to output the second output signal as the commutation signal according to the start completion signal, clamps the second output signal by the first output signal, stops outputting the commutation signal after the potential state of the commutation signal is changed, and unclamps the second output signal with the first output signal and outputs the commutation signal in response to a difference voltage between the first input signal and the second input signal being greater than a positive value of the first hysteresis voltage or less than a negative value of the first hysteresis voltage.Type: ApplicationFiled: March 4, 2020Publication date: January 21, 2021Inventor: CHIEN-WEN CHEN
-
Publication number: 20200395927Abstract: A delay circuit includes an inverting receiving circuit, a reference point generating circuit, a first buffer gate and a first inverter. An inverting receiving circuit includes a first transistor and a first switching circuit. The reference point generating circuit includes a compensation resistor, a capacitor element, and a first current source. In response to the input signal being at a first potential, a voltage of the output node starts to decrease from a voltage reference point. In response to at least one of a manufacturing process, the first reference voltage, and a temperature being changed, the compensation resistor is configured to correct the voltage reference point.Type: ApplicationFiled: March 4, 2020Publication date: December 17, 2020Inventor: CHIEN-WEN CHEN
-
Patent number: 10862468Abstract: A delay circuit includes an inverting receiving circuit, a reference point generating circuit, a first buffer gate and a first inverter. An inverting receiving circuit includes a first transistor and a first switching circuit. The reference point generating circuit includes a compensation resistor, a capacitor element, and a first current source. In response to the input signal being at a first potential, a voltage of the output node starts to decrease from a voltage reference point. In response to at least one of a manufacturing process, the first reference voltage, and a temperature being changed, the compensation resistor is configured to correct the voltage reference point.Type: GrantFiled: March 4, 2020Date of Patent: December 8, 2020Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Chien-Wen Chen
-
Patent number: 10826503Abstract: A phase-locked loop circuit includes a delay phase-locked loop and a sub-sampling phase-locked loop. The delay phase-locked loop phase locks a first reference clock and a second reference clock to an input clock, and includes a phase correction circuit, an integrator, a first sub-sampling phase detector, and a first charge pump. The sub-sampling phase-locked loop is configured to generate an output clock with a predetermined phase-locked loop frequency, and the output clock is phase-locked to the first reference clock, the sub-sampling phase-locked loop includes a second sub-sampling phase detector, a second charge pump, a phase frequency detecting circuit, a voltage controlled oscillator and a first frequency divider. The first sub-sampling phase detector and the second sub-sampling phase detector have a symmetric circuit structure, and a first charge pump circuit and a second charge pump circuit have a symmetric circuit structure.Type: GrantFiled: February 20, 2020Date of Patent: November 3, 2020Assignee: REALTEK SEMICONDUCTOR CORP.Inventor: Chien-Wen Chen