Patents by Inventor Christopher J. Wiegand
Christopher J. Wiegand has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190027537Abstract: Approaches for an interconnect cladding process for integrating magnetic random access memory (MRAM) devices, and the resulting structures, are described. In an example, a memory structure includes an interconnect disposed in a trench of dielectric layer above a substrates, the interconnect including a diffusion barrier layer disposed at a bottom of and along sidewalls of the trench to an uppermost surface of the dielectric layer, a conductive fill layer disposed on the diffusion barrier layer and recessed below the uppermost surface of the dielectric layer and an uppermost surface of the diffusion barrier layer, and a conductive capping layer disposed on the conductive fill layer and between sidewall portions of the diffusion barrier layer. A memory element is disposed on the conductive capping layer of the interconnect.Type: ApplicationFiled: March 28, 2016Publication date: January 24, 2019Inventors: Christopher J. WIEGAND, Oleg GOLONZKA, MD Tofizur RAHMAN, Brian S. DOYLE, Mark L. DOCZY, Kevin P. O'BRIEN, Kaan OGUZ, Tahir GHANI, Satyarth SURI
-
Publication number: 20190027536Abstract: Disclosed herein are electrical contacts for magnetoresistive random access memory (MRAM) devices and related memory structures, devices, and methods. For example, and electrical contact for an MRAM device may include: a tantalum region; a barrier region formed of a first material; and a passivation region formed of a second material and disposed between the tantalum region and the barrier region, wherein the second material includes tantalum nitride and is different from the first material.Type: ApplicationFiled: November 23, 2015Publication date: January 24, 2019Applicant: Intel CorporationInventors: Christopher J. Wiegand, Oleg Golonzka, Kaan Oguz, Kevin P. O'Brien, Tofizur Rahman, Brian S. Doyle, Tahir Ghani, Mark L. Doczy
-
Publication number: 20190027679Abstract: Approaches for strain engineering of perpendicular magnetic tunnel junctions (pMTJs), and the resulting structures, are described. In an example, a memory structure includes a perpendicular magnetic tunnel junction (pMTJ) element disposed above a substrate. A lateral strain-inducing material layer is disposed on the pMTJ element. An inter-layer dielectric (ILD) layer is disposed laterally adjacent to both the pMTJ element and the lateral strain-inducing material layer. The ILD layer has an uppermost surface co-planar or substantially co-planar with an uppermost surface of the lateral strain-inducing material layer.Type: ApplicationFiled: March 30, 2016Publication date: January 24, 2019Applicant: Intel CorporationInventors: Daniel G. OUELLETTE, Christopher J. WIEGAND, MD Tofizur RAHMAN, Brian MAERTZ, Oleg GOLONZKA, Justin S. BROCKMAN, Kevin P. O'BRIEN, Brian S. DOYLE, Kaan OGUZ, Tahir GHANI, Mark L. DOCZY
-
Publication number: 20180327887Abstract: Refractory metal alloy targets for reducing particles in physical vapor deposition processing and refractory metal-based layer for integrated circuit applications (for example, crystallization barrier layers in non-volatile memory devices) are disclosed herein. An exemplary method for reducing particles in a PVD chamber include positioning a refractory metal alloy target in the PVD chamber, positioning a substrate in the PVD chamber a distance from the refractory metal alloy target, and sputtering material from the refractory metal alloy target to form a refractory metal-based layer over the substrate. The refractory metal alloy target includes a refractory metal (for example, tungsten or molybdenum) alloyed with a body-centered cubic (BCC) metal (for example, niobium, tantalum, vanadium, or a combination thereof). The BCC metal has a Young's modulus lower than a Young's modulus of the refractory metal.Type: ApplicationFiled: December 18, 2015Publication date: November 15, 2018Applicant: Intel CorporationInventors: Christopher J. WIEGAND, Philip YASHAR, Anurag CHAUDHRY
-
Publication number: 20180322994Abstract: Embodiments of the disclosure are directed to a magnetic tunneling junction (MTJ) that includes a diffusion barrier. The diffusion barrier can be disposed between two ferromagnetic layers of the MTJ. More specifically, the diffusion barrier can be disposed between a first ferromagnetic layer, which is adjacent to a natural antiferromagnetic layer, and a second ferromagnetic layer; the first and second ferromagnetic layers and the diffusion barrier being part of a synthetic antiferromagnet. The diffusion barrier can be made of a refractory metal, such as tantalum. The diffusion barrier acts as a barrier for manganese diffusion from the natural antiferromagnetic layer into the synthetic antiferromagnet and other higher layers of the MTJ.Type: ApplicationFiled: December 7, 2015Publication date: November 8, 2018Applicant: Intel CorporationInventors: Tofizur RAHMAN, Christopher J. WIEGAND, Daniel B. BERGSTROM
-
Publication number: 20180287050Abstract: MTJ material stacks with a laterally strained free magnetic layer, STTM devices employing such stacks, and computing platforms employing such STTM devices. In some embodiments, perpendicular pMTJ material stacks included free magnetic layers that are compressively strained laterally by a surrounding material, which increases coercive field strength for a more stable device. In some embodiments, a pMTJ material stack is encased in a compressive-stressed material. In some further embodiments, a pMTJ material stack is encased first in a dielectric shell, permitting a conductive material to be deposited over the shell as the compressive-stressed, strain-inducing material layer.Type: ApplicationFiled: September 25, 2015Publication date: October 4, 2018Applicant: Intel CorporationInventors: Prashanth P. Madras, MD Tofizur Rahman, Christopher J. Wiegand, Brian Maertz, Oleg Golonzka, Kevin P. O'Brien, Mark L. Doczy, Brian S. Doyle, Tahir Ghani, Kaan Oguz
-
Patent number: 10079266Abstract: Embodiments of the present disclosure describe techniques and configurations associated with modulation of magnetic properties through implantation. In one embodiment, a method includes providing a substrate having an integrated circuit (IC) structure disposed on the substrate, the IC structure including a magnetizable material, implanting at least a portion of the magnetizable material with a dopant and magnetizing the magnetizable material, wherein said magnetizing is inhibited in the implanted portion of the magnetizable material. Other embodiments may be described and/or claimed.Type: GrantFiled: March 28, 2014Date of Patent: September 18, 2018Assignee: Intel CorporationInventors: Christopher J. Wiegand, Md Tofizur Rahman, Oleg Golonzka, Anant H. Jahagirdar, Mengcheng Lu
-
Publication number: 20180248114Abstract: MTJ material stacks, pSTTM devices employing such stacks, and computing platforms employing such STTM devices. In some embodiments, perpendicular MTJ material stacks with free magnetic layers are magnetically coupled through a metal material layer for improved stability and low damping. In some advantageous embodiments, layers of a free magnetic material stack are magnetically coupled through a coupling layer of a metal comprising at least molybdenum (Mo). The Mo may be in pure form or alloyed with other constituents.Type: ApplicationFiled: September 25, 2015Publication date: August 30, 2018Applicant: Intel CorporationInventors: Kaan Oguz, Kevin P. O'Brien, Christopher J. Wiegand, MD Tofizur Rahman, Brian S. Doyle, Mark L. Doczy, Oleg Golonzka, Tahir Ghani, Justin S. Brockman
-
Publication number: 20180248115Abstract: MTJ material stacks, pSTTM devices employing such stacks, and computing platforms employing such pSTTM devices. In some embodiments, perpendicular MTJ material stacks include one or more electrode interface material layers disposed between a an electrode metal, such as TiN, and a seed layer of an antiferromagnetic layer or synthetic antiferromagnetic (SAF) stack. The electrode interface material layers may include either or both of a Ta material layer or CoFeB material layer. In some Ta embodiments, a Ru material layer may be deposited on a TiN electrode surface, followed by the Ta material layer. In some CoFeB embodiments, a CoFeB material layer may be deposited directly on a TiN electrode surface, or a Ta material layer may be deposited on the TiN electrode surface, followed by the CoFeB material layer.Type: ApplicationFiled: September 25, 2015Publication date: August 30, 2018Applicant: Intel CorporationInventors: Kaan Oguz, Kevin P. O'Brien, Christopher J. Wiegand, MD Tofizur Rahman, Brian S. Doyle, Mark L. Doczy, Oleg Golonzka, Tahir Ghani, Justin S. Brockman
-
Publication number: 20180240970Abstract: MTJ material stacks, pSTTM devices employing such stacks, and computing platforms employing such pSTTM devices. In some embodiments, perpendicular MTJ material stacks include a multi-layered filter stack disposed between a fixed magnetic layer and an antiferromagnetic layer or synthetic antiferromagnetic (SAF) stack. In some embodiments, non-magnetic layers of the filter stack include at least one of Ta, Mo, Nb, W, or Hf. These transition metals may be in pure form or alloyed with other constituents.Type: ApplicationFiled: September 25, 2015Publication date: August 23, 2018Applicant: Intel CorporationInventors: Kaan Oguz, Kevin P. O'Brien, Christopher J. Wiegand, MD Tofizur Rahman, Brian S. Doyle, Mark L. Doczy, Oleg Golonzka, Tahir Ghani, Justin S. Brockman
-
Patent number: 10020232Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: GrantFiled: July 27, 2016Date of Patent: July 10, 2018Assignee: Intel CorporationInventors: Srijit Mukherjee, Christopher J. Wiegand, Tyler J. Weeks, Mark Y. Liu, Michael L. Hattendorf
-
Publication number: 20180182952Abstract: An embodiment includes an apparatus comprising: a magnetic tunnel junction (MTJ), between first and second electrodes, comprising a dielectric layer between fixed and free layers; a dielectric film directly contacting sidewalls of the first electrode; and a metallic layer coupled to the side-walls via the dielectric film; wherein (a) a vertical axis intersects the first and second electrodes and the MTJ but not the metallic layer, (b) a first horizontal axis intersects the metallic layer, the dielectric film, and the first electrode; and (c) a second horizontal axis, between the first horizontal axis and the MTJ, intersects the dielectric film and the first electrode but not the capping layer. Other embodiments are described herein.Type: ApplicationFiled: June 19, 2015Publication date: June 28, 2018Inventors: Daniel R. Lamborn, Oleg Golonzka, Christopher J. Wiegand, Philip E. Heil, MD Tofizur Rahman, Rebecca J. Castellano, Tarun Bansal
-
Publication number: 20170005136Abstract: Embodiments of the present disclosure describe techniques and configurations associated with modulation of magnetic properties through implantation. In one embodiment, a method includes providing a substrate having an integrated circuit (IC) structure disposed on the substrate, the IC structure including a magnetizable material, implanting at least a portion of the magnetizable material with a dopant and magnetizing the magnetizable material, wherein said magnetizing is inhibited in the implanted portion of the magnetizable material. Other embodiments may be described and/or claimed.Type: ApplicationFiled: March 28, 2014Publication date: January 5, 2017Inventors: Christopher J. WIEGAND, Md Tofizur RAHMAN, Oleg GOLONZKA, Anant H. JAHAGIRDAR, Mengcheng LU
-
Publication number: 20160372377Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: ApplicationFiled: July 27, 2016Publication date: December 22, 2016Inventors: Srijit Mukherjee, Christopher J. WIEGAND, Tyler J. WEEKS, Mark Y. LIU, Michael L. HATTENDORF
-
Patent number: 9418898Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: GrantFiled: November 19, 2014Date of Patent: August 16, 2016Assignee: Intel CorporationInventors: Srijit Mukherjee, Christopher J. Wiegand, Tyler J Weeks, Mark Y. Liu, Michael L. Hattendorf
-
Publication number: 20150079776Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: ApplicationFiled: November 19, 2014Publication date: March 19, 2015Inventors: Srijit MUKHERJEE, Christopher J. WIEGAND, Tyler J WEEKS, Mark Y. LIU, Michael L. HATTENDORF
-
Patent number: 8896030Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: GrantFiled: September 7, 2012Date of Patent: November 25, 2014Assignee: Intel CorporationInventors: Srijit Mukherjee, Christopher J. Wiegand, Tyler J. Weeks, Mark Y. Liu, Michael L. Hattendorf
-
Publication number: 20140070320Abstract: Integrated circuits including MOSFETs with selectively recessed gate electrodes. Transistors having recessed gate electrodes with reduced capacitive coupling area to adjacent source and drain contact metallization are provided alongside transistors with gate electrodes that are non-recessed and have greater z-height. In embodiments, analog circuits employ transistors with gate electrodes of a given z-height while logic gates employ transistors with recessed gate electrodes of lesser z-height. In embodiments, subsets of substantially planar gate electrodes are selectively etched back to differentiate a height of the gate electrode based on a given transistor's application within a circuit.Type: ApplicationFiled: September 7, 2012Publication date: March 13, 2014Inventors: Srijit Mukherjee, Christopher J. Wiegand, Ivler . Weeks, Mark Y. Liu, Michael L. Hattendorf
-
Publication number: 20130320453Abstract: Improving an area scaling on tri-gate transistors is described. An insulating layer is deposited on a fin on a substrate. The insulating layer is recessed to expose the fin. The corner of the fin is rounded off using a noble gas. A gate dielectric layer is deposited on the rounded corner. The radius of curvature of the corner is controllable by adjusting a bias power to the substrate. The radius of curvature of the corner is determined based on the width of the fin to reduce an area scaling of the array.Type: ApplicationFiled: June 1, 2012Publication date: December 5, 2013Inventors: Abhijit Jayant Pethe, Justin S. Sandford, Christopher J. Wiegand, Robert D. James