Patents by Inventor Chung Lam
Chung Lam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070202523Abstract: Novel methods of synthesizing multiple copies of a target nucleic acid sequence which are autocatalytic are disclosed (i.e., able to cycle automatically without the need to modify reaction conditions such as temperature, pH, or ionic strength and using the product of one cycle in the next one). In particular, methods of nucleic acid amplification are disclosed which are robust and efficient, while reducing the appearance of side-products. In general, the methods use priming oligonucleotides that target only one sense of a target nucleic acid, a promoter oligonucleotide modified to prevent polymerase extension from its 3?-terminus and, optionally, a means for terminating a primer extension reaction, to amplify RNA or DNA molecules in vitro, while reducing or substantially eliminating the formation of side-pro ducts. The disclosed methods minimizes or substantially eliminate the emergence of side-products, thus providing a high level of specificity.Type: ApplicationFiled: March 1, 2007Publication date: August 30, 2007Inventors: Michael BECKER, Wai-Chung Lam, Kristin Livezey, Steven Brentano, Daniel Kolk, Astrid Schroder
-
Publication number: 20070187829Abstract: A memory cell for use in integrated circuits comprises a chalcogenide feature and a transition metal oxide feature. Both the chalcogenide feature and transition metal oxide feature each have at least two stable electrical resistance states. At least two bits of data can be concurrently stored in the memory cell by placing the chalcogenide feature into one of its stable electrical resistance states and by placing the transition metal oxide feature into one of its stable electrical resistance states.Type: ApplicationFiled: February 14, 2006Publication date: August 16, 2007Applicant: International Business Machines CorporationInventors: Chung Lam, Gerhard Meijer, Alejandro Schrott
-
Patent number: 7249232Abstract: Providing electrical isolation between the chipset and the memory data is disclosed. The disclosure includes providing at least one buffer in a memory interface between a chipset and memory modules. Each memory module includes a plurality of memory ranks. The buffers allow the memory interface to be split into first and second sub-interfaces. The first sub-interface is between the chipset and the buffers. The second sub-interface is between the buffers and the memory modules. The method also includes interleaving output of the buffers, and configuring the buffers to properly latch the data being transferred between the chipset and the memory modules. The first and second sub-interfaces operate independently but in synchronization with each other.Type: GrantFiled: February 11, 2004Date of Patent: July 24, 2007Assignee: Intel CorporationInventors: John B. Halbert, Jim M. Dodd, Chung Lam, Randy M. Bonella
-
Publication number: 20070166981Abstract: Methods for fabricating a semiconductor device include forming a first layer on an underlying layer, forming a hardmask on the first layer, and patterning holes through the hardmask and first layer. An overhang is formed extending over sides of the holes. A conformal layer is deposited over the overhang and in the holes until the conformal layer closes off the holes to form a void/seam in each hole. The void/seam in each hole is exposed by etching back a top surface. The void/seam in each hole is extended to the underlying layer.Type: ApplicationFiled: January 19, 2006Publication date: July 19, 2007Inventors: Toshiharu Furukawa, Mark Hakey, Steven Holmes, David Horak, Charles Koburger, Chung Lam
-
Publication number: 20070136523Abstract: A memory module including a volatile memory, a non-volatile memory, and a controller that provides address, data, and control interfaces to the memories and to a host system, such as, for example, a personal computer, is operable to interact with the host system so as to provide one or more additional layers in the memory hierarchy of the host system. In one aspect of the present invention the controller operates the volatile memory of the memory module as a cache for the non-volatile memory of the memory module. In another aspect of the present invention data representing one or more software applications and/or one or more data sets are stored in the non-volatile memory of the memory module along with security information such that a host system may quickly launch applications from the memory module rather than from a slower hard disk drive.Type: ApplicationFiled: December 8, 2006Publication date: June 14, 2007Inventors: Randy Bonella, Chung Lam
-
Publication number: 20070128776Abstract: The present invention provides a method of forming an ultra-thin and uniform layer of Si including the steps of providing a substrate having semiconducting regions separated by insulating regions; implanting dopants into the substrate to provide an etch differential doped portion in the semiconducting regions underlying an upper Si-containing surface of the semiconducting regions; forming a trench in the substrate including the semiconducting regions and the insulating regions; removing the etch differential doped portion from the semiconductor regions to produce a cavity underlying the upper surface of the semiconducting regions; and filling the trench with a trench dielectric, wherein the trench dielectric material encloses the cavity underlying the upper Si-containing surface of the semiconducting regions. The upper Si-containing surface of the semiconducting regions has a uniform thickness of less than about 100 ?.Type: ApplicationFiled: February 1, 2007Publication date: June 7, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Matthew Breitwisch, Chung Lam, Randy Mann, Dale Martin
-
Publication number: 20070079065Abstract: Memory modules address the growing gap between main memory performance and disk drive performance in computational apparatus such as personal computers. Memory modules disclosed herein fill the need for substantially higher storage capacity in end-user add-in memory modules. Such memory modules accelerate the availability of applications, and data for those applications. An exemplary application of such memory modules is as a high capacity consumer memory product that can be used in Hi-Definition video recorders. In various embodiments, memory modules include a volatile memory, a non-volatile memory, and a command interpreter that includes interfaces to the memories and to various busses. The first memory acts as an accelerating buffer for the second memory, and the second memory provides non-volatile backup for the first memory. In some embodiments data transfer from the first memory to the second memory may be interrupted to provide read access to the second memory.Type: ApplicationFiled: June 13, 2006Publication date: April 5, 2007Inventors: Randy Bonella, Chung Lam
-
Patent number: 7173882Abstract: A simple electronic horological device, termed a time cell, is presented with associated methods, systems, and computer program products. A time cell has an insulated, charge storage element that receives an electrostatic charge through its insulating medium, i.e. it is programmed. Over time, the charge storage element then loses the electrostatic charge through its insulating medium. Given the reduction of the electric potential of the programmed charge storage element at a substantially known discharge rate, and by observing the electric potential of the programmed charge storage element at a given point in time, an elapsed time period can be determined. Thus, the time cell is able to measure an elapsed time period without a continuous power source.Type: GrantFiled: February 15, 2005Date of Patent: February 6, 2007Assignee: International Business Machines CorporationInventors: Viktors Berstis, Peter Juergen Klim, Chung Lam
-
Publication number: 20070025144Abstract: Improved write operation techniques for use in phase-change-material (PCM) memory devices are disclosed. By way of one example, a method of performing a write operation in a phase-change-material memory cell, the memory cell having a set phase and a reset phase associated therewith, comprises the following steps. A word-line associated with the memory cell is monitored. Performance of a write operation to the memory cell for the set phase is initiated when the word-line is activated. The write operation to the memory cell for the set phase may then be continued when valid data for the set phase is available. A write operation to the memory cell for the reset phase may be performed when valid data for the reset phase is available. Other improved PCM write operation techniques are disclosed.Type: ApplicationFiled: July 29, 2005Publication date: February 1, 2007Applicant: International Business Machines CorporationInventors: Louis Hsu, Brian Ji, Chung Lam
-
Publication number: 20070002608Abstract: A non-volatile content addressable memory cell comprises: a first phase change material element, the first phase change material element having one end connected to a match-line; a first transistor, the first transistor having a gate connected to a word-line, a source connected to a true bit-read-write-search-line, and a drain connected to another end of the first phase change material element; a second phase change material element, the second phase change material element having one end connected to the match-line; and a second transistor, the second transistor having a gate connected to the word-line, a source connected to a complementary bit-read-write-search-line, and a drain connected to another end of the second phase change material element.Type: ApplicationFiled: June 30, 2005Publication date: January 4, 2007Applicant: International Business Machines CorporationInventors: Louis Hsu, Brian Ji, Chung Lam, Hon-Sum Wong
-
Publication number: 20060278895Abstract: A reversible fuse structure in an integrated circuit is obtained through the implementation of a fuse cell having a short thin line of phase change materials in contact with via and line structures capable of passing current through the line of phase change material (fuse cell). The current is passed through the fuse cell in order to change the material from a less resistive material to a more resistive material through heating the phase change material in the crystalline state to the melting point then quickly quenching the material into the amorphous state. The reversible programming is achieved by passing a lower current through the fuse cell to convert the high resistivity amorphous material to a lower resistivity crystalline material. Appropriate sense-circuitry is integrated to read the information stored in the fuses, wherein said sense circuitry is used to enable or disable circuitry.Type: ApplicationFiled: June 14, 2005Publication date: December 14, 2006Inventors: Geoffrey Burr, Chandrasekharan Kothandaraman, Chung Lam, Xiao Liu, Stephen Rossnagel, Christy Tyberg, Robert Wisnieff
-
Publication number: 20060267086Abstract: Disclosed are non-volatile memory devices that incorporate a series of single or double memory cells. The single memory cells are essentially “U” shaped. The double memory cells comprise two essentially “U” shaped memory cells. Each memory cell comprises a memory element having a bi-stable layer sandwiched between two conductive layers. A temporary conductor may be applied to a series of cells and used to bulk condition the bi-stable layers of the cells. Also, due to the “U” shape of the cells, a cross point wire array may be used to connect a series of cells. The cross point wire array allows the memory elements of each cell to be individually identified and addressed for storing information and also allows for the information stored in the memory elements in all of the cells in the series to be simultaneously erased using a block erase process.Type: ApplicationFiled: May 31, 2005Publication date: November 30, 2006Applicant: International Business Machines CorporationInventors: Toshijaru Furukawa, Mark Hakey, Steven Holmes, David Horak, Charles Koburger, Chung Lam, Gerhard Meijer
-
Publication number: 20060256611Abstract: A nonvolatile memory cell includes a bipolar programmable storage element operative to store a logic state of the memory cell, and a metal-oxide-semiconductor device including first and second source/drains and a gate. A first terminal of the bipolar programmable storage element is adapted for connection to a first bit line. The first source/drain is connected to a second terminal of the bipolar programmable storage element, the second source/drain is adapted for connection to a second bit line, and the gate is adapted for connection to a word line.Type: ApplicationFiled: August 31, 2005Publication date: November 16, 2006Applicant: International Business Machines CorporationInventors: Johannes Bednorz, John DeBrosse, Chung Lam, Gerhard Meijer, Jonathan Sun
-
Publication number: 20060226409Abstract: Disclosed are a phase change memory cell and a method of forming the memory cell. The memory cell comprises a main body of phase change material connected directly to a bottom contact and via a narrow channel of phase change material to a top contact. The channel is tapered from the top contact towards the main body. A minimum width of the channel has a less than minimum lithographic dimension and is narrower than a width of the main body. Therefore, the channel provides a confined region for the switching current path and restricts phase changing to within the channel. In addition an embodiment of the memory cell isolates the main body of phase change material by providing a space between the phase change material and the cell walls. The space allows the phase change material to expand and contract and also limits heat dissipation.Type: ApplicationFiled: April 6, 2005Publication date: October 12, 2006Applicant: International Business Machines CorporationInventors: Geoffrey Burr, Chung Lam, Stephen Rossnagel, Alejandro Schrott
-
Publication number: 20060220688Abstract: The present invention comprises a method and structure for programming an on-chip phase-change resistor to a target resistance. Using an off-chip precision resistor as a reference, a state-machine determines a difference between the resistance of an on-chip resistor and the target resistance. Based upon this difference, the state machine directs a pulse generator to apply set or reset pulses to the on-chip resistor in order to decrease or increase, respectively, the resistance of the resistor, as necessary. In order to program the resistance of the phase-change resistor to a tight tolerance, it is successively reset and set by applying progressively decreasing numbers of reset pulses and set pulses, respectively, until the number of set pulses is equal to one and the target resistance of the on-chip resistor is reached.Type: ApplicationFiled: April 4, 2005Publication date: October 5, 2006Applicant: International Business Machines CorporationInventors: Louis Hsu, Brian Ji, Chung Lam
-
Publication number: 20060145235Abstract: A nonvolatile storage cell, integrated circuit (IC) including the cells and method of manufacturing the cells. A layered spacer (ONO) is formed at least at one sidewall of cell gates. Source/drain diffusions at each layered spacer underlap the adjacent gate. Charge may be stored at a layer (an imbedded nitride layer) in the layered spacer.Type: ApplicationFiled: January 6, 2005Publication date: July 6, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chung Lam, Jeffrey Johnson
-
Publication number: 20060109042Abstract: A programmable, electrically alterable (EA) resistor, an integrated circuit (IC) chip including the EA resistor and integrated analog circuits using on-chip EA resistors. Phase change storage media form resistors (EA resistors) on an IC that may be formed in an array of parallel EA resistors to set variable circuit bias conditions for circuits on the IC and in particular, bias on-chip analog circuits. The bias resistance is changed by changing EA resistor phase. Parallel connection of the parallel EA resistors may be dynamically alterable, switching one or more parallel resistors in and out digitally.Type: ApplicationFiled: November 23, 2004Publication date: May 25, 2006Inventors: Louis Hsu, Brian Ji, Chung Lam
-
Publication number: 20060091017Abstract: An electrolysis process for the recovery of metal from an aqueous solution is defined. On electrolysing the solution metal is caused to deposit on a deposition surface of a cathode. The process includes the step of inducing a non-uniform current density across the deposition surface so as to form areas of high current density interspaced by areas of low current density. The difference between the areas of high current density and low current density is sufficient to cause metal deposition to be concentrated on the areas of high current density so as to promote non-uniform deposition of metal across the deposition surface. An electrolysis cell for the electro-recovery of metal from an aqueous solution is also defined. The cell includes a cathode which includes a deposition surface on which metal is deposited on electrolysing of the aqueous solution.Type: ApplicationFiled: October 21, 2003Publication date: May 4, 2006Applicant: Intec LtdInventor: Chung Lam
-
Publication number: 20060077719Abstract: A reprogrammable integrated circuit (IC) including overwritable nonvolatile storage cells. Cell contents are compared in a differential sense amplifier against a variable reference signal that has a number of selectable reference levels corresponding to reprogrammed cell threshold voltages. With each write cycle the nonvolatile storage cells are overwritten and then, compared against a different, e.g., higher, selectable reference level.Type: ApplicationFiled: October 7, 2004Publication date: April 13, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Matthew Breitwisch, Chung Lam, Steven Mittl, Jian Zhu
-
Publication number: 20060076643Abstract: A method of forming an antifuse forms a material layer and then patterns the material layer into a fin. The center portion of the fin is converted into a substantially non-conductive region and the end portions of the fin into conductors. The process of converting the center portion of the fin into an insulator allows a process of heating the fin above a predetermined temperature to convert the insulator into a conductor. Thus, the fin-type structure that can be selectively converted from an insulator into a permanent conductor using a heating process.Type: ApplicationFiled: October 8, 2004Publication date: April 13, 2006Applicant: INTERNATIONALL BUSINESS MACHINES CORPORATIONInventors: Mathew Breitwisch, Chung Lam, Edward Nowak