Patents by Inventor Claude Louis Bertin
Claude Louis Bertin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6243283Abstract: A system and method for reducing impedance loading of semiconductor integrated circuit devices implementing protective device structures that contributes to impedance loading at an I/O pad connection. The method comprises providing a fuse device between the I/O pad connection and the protective device; connecting a current source device associated with each fuse device in the integrated circuit, the current source device connected to one end of the fuse device; providing fuse selection circuit for activating current flow through a selected fuse device between the current source and the I/O connection, the current flow being of an amount sufficient for blowing the fuse and disconnecting the protective device from the circuit structure, thereby reducing impedance loading at the I/O connection.Type: GrantFiled: June 7, 2000Date of Patent: June 5, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John A. Fifield, Erik Leigh Hedberg, Russell J. Houghton, Timothy Dooling Sullivan, Steven William Tomashot, William Robert Tonti
-
Patent number: 6239649Abstract: Circuits with SOI devices are coupled to a body bias voltage via a switch for selectively connecting the body bias voltage signals to the SOI device body. NMOS or PMOS SOI devices are used for the switched body SOI device and a FET is used for the switch and the gate terminal of the SOI device is connected to the FET device. The gate of the SOI device controls the FET switch connection of the body bias voltage signals to the SOI device to adjust the threshold value of the SOI device. Logic circuits incorporating the SOI devices are also disclosed, and the fabrication process for the SOI devices as well.Type: GrantFiled: April 20, 1999Date of Patent: May 29, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Joseph Ellis-Monaghan, Erik Leigh Hedberg, Terence Blackwell Hook, Jack Allan Mandelman, Edward Joseph Nowak, Wilbur David Pricer, Minh Ho Tong, William Robert Tonti
-
Publication number: 20010001292Abstract: Through-chip conductors for low inductance chip-to-chip integration and off-chip connections in a semiconductor package is disclosed. A semiconductor device has active devices on the front surface, a first through-chip conductor having first electrical/physical characteristics passing from the front surface of the device to the back surface, a second through-chip conductor having second electrical/physical characteristics passing to the back surface, and an off-chip or chip-to-chip connector electrically connecting the active devices on the front surface to a different level of packaging.Type: ApplicationFiled: December 19, 2000Publication date: May 17, 2001Inventors: Claude Louis Bertin, Wayne John Howell, William R. Tonti, Jerzy Maria Zalesinski
-
Patent number: 6222276Abstract: Through-chip conductors for low inductance chip-to-chip integration and off-chip connections in a semiconductor package is disclosed. A semiconductor device has active devices on the front surface, a first through-chip conductor having first electrical/physical characteristics passing from the front surface of the device to the back surface, a second through-chip conductor having second electrical/physical characteristics passing to the back surface, and an off-chip or chip-to-chip connector electrically connecting the active devices on the front surface to a different level of packaging.Type: GrantFiled: April 7, 1998Date of Patent: April 24, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Wayne John Howell, William R. Tonti, Jerzy Maria Zalesinski
-
Patent number: 6219215Abstract: A gap conducting structure for an integrated electronic circuit that functions as an electronic fuse device and that is integrated as part of the semi-conductor chip wiring for providing over-current and thermal runaway protection. The gap conducting structure includes one or more air gap regions of predefined volume that fully or partially exposes a length of interlevel conductor layer in an IC. Alternately, the air gap region may wholly located within the dielectric region below a corresponding conductor and separated by insulator. When functioning as a fuse, the gap region acts to reduce thermal conductivity away from the exposed portion of the conductor enabling generation of higher heat currents in the conducting line with lower applied voltages sufficient to destruct a part of the partially exposed/fully exposed conducting line, thus preventing thermal runaway and over-current condition.Type: GrantFiled: April 30, 1999Date of Patent: April 17, 2001Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, Timothy Dooling Sullivan, William Robert Tonti
-
Patent number: 6174763Abstract: A three-dimensional five transistor SRAM trench structure and fabrication method therefor are set forth. The SRAM trench structure includes four field-effect transistors (“FETs”) buried within a single trench. Specifically, two FETs are located at each of two sidewalls of the trench with one FET being disposed above the other FET at each sidewall. Coaxial wiring electrically cross-couples the FETs within the trench such that a pair of cross-coupled inverters comprising the storage flip-flop for the SRAM cell is formed, A fifth, I/O transistor is disposed at the top of the trench structure, and facilitates access to the flip-flop. Specific details of the SRAM trench structure, and fabrication methods therefor are also set forth.Type: GrantFiled: January 6, 1997Date of Patent: January 16, 2001Assignee: International Business Machines CorporationInventors: Kenneth Edward Beilstein, Jr., Claude Louis Bertin, John Edward Cronin, Francis Roger White
-
Patent number: 6141245Abstract: A system and method for reducing impedance loading of semiconductor integrated circuit devices implementing protective device structures that contributes to impedance loading at an I/O pad connection. The method comprises providing a fuse device between the I/O pad connection and the protective device; connecting a current source device associated with each fuse device in the integrated circuit, the current source device connected to one end of the fuse device; providing fuse selection circuit for activating current flow through a selected fuse device between the current source and the I/O connection, the current flow being of an amount sufficient for blowing the fuse and disconnecting the protective device from the circuit structure, thereby reducing impedance loading at the I/O connection.Type: GrantFiled: April 30, 1999Date of Patent: October 31, 2000Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John A. Fifield, Erik Leigh Hedberg, Russell J. Houghton, Timothy Dooling Sullivan, Steven William Tomashot, William Robert Tonti
-
Patent number: 5977640Abstract: The advantages of the invention are realized by a chip-on-chip module having at least two fully functional chips, electrically connected together, and a chip-on-chip component connection/interconnection for electrically connecting the fully functional chips to external circuitry.Type: GrantFiled: June 26, 1998Date of Patent: November 2, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, Thomas George Ference, Wayne John Howell, Edmund Juris Sprogis
-
Patent number: 5955818Abstract: Machine structures each comprising a stack of a plurality of micromachine layers laminated together are presented, along with fabrication methods therefore. Each machine structure includes a movable member(s) defined from microstructure of at least one layer of the plurality of micromachine layers comprising the stack. During fabrication, the micromachine layers are separately formed using VLSI techniques and then subsequently laminated together in a selected arrangement in the stack to define the machine structure.Type: GrantFiled: November 4, 1997Date of Patent: September 21, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Edward Cronin
-
Patent number: 5956575Abstract: Microconnectors are described that can be fabricated on circuitry, the microconnectors for physically and/or electrically connecting separate structures. The microconnectors permit partitioning of a function among a plurality of chips. The microconnectors include a latching member.Type: GrantFiled: May 21, 1998Date of Patent: September 21, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Edward Cronin
-
Patent number: 5946545Abstract: Electronic semiconductor structures, and fabrication and sparing methods, each utilize an electrically programmable spare circuit incorporated with a multichip package. The programmable sparing capability in the multichip package is accomplished either with or without the inclusion of a spare chip(s). With a spare memory circuit, individual failed memory cells in the semiconductor chips of a stack can be functionally replaced by memory cells of the spare memory circuit subsequent to encapsulation and burn-in testing. With use of a spare chip, non-volatile sparing can occur subsequent to encapsulation and burn-in testing without physical rewiring of a wire bond connection. Specific details of alternate electronic semiconductor structures, and fabrication and sparing methods therefore, are set forth.Type: GrantFiled: October 2, 1997Date of Patent: August 31, 1999Assignee: Internatinal Business Machines CorporationInventors: Claude Louis Bertin, Erik Leigh Hedberg, Wayne John Howell
-
Patent number: 5943254Abstract: Multichip semiconductor structures with consolidated circuitry are disclosed, along with programmable electrostatic discharge (ESD) protection circuits for chip input/output (I/O) nodes. The multichip structures include a first semiconductor chip having a first circuit at least partially providing a first predetermined circuit function, and a second semiconductor chip electrically and mechanically coupled to the first semiconductor chip. The second semiconductor device chip has a second circuit that at least partially provides a circuit function to the first circuit of the first semiconductor chip. In one embodiment, the first semiconductor chip includes a memory array chip, while the second semiconductor chip includes a logic chip wherein at least some peripheral circuitry necessary for accessing the memory array of the memory array chip resides within the logic chip. This allows the removal of redundant circuitry from identical chips of a multichip structure.Type: GrantFiled: August 28, 1997Date of Patent: August 24, 1999Assignee: International Business Machines CorporationInventors: Paul Evans Bakeman, Jr., Claude Louis Bertin, Erik Leight Hedberg, James Marc Leas, Steven Howard Voldman
-
Patent number: 5923181Abstract: Methods and apparatus are set forth for burn-in stressing and simultaneous testing of a plurality of semiconductor device chips laminated together in a stack configuration to define a multichip module. Testing is facilitated by connecting temporary interconnect wiring to an access surface of the multichip module. This temporary interconnect wiring electrically interconnects at least some semiconductor device chips within the module. Prior to burn-in stressing and testing, a separate electrical screening step occurs to identify any electrical defect in the connection between the temporary interconnect wiring and the multichip module. If an electrical defect is identified, various techniques for removing or isolating the defect are presented. Thereafter, burn-in stressing and simultaneous testing of the semiconductor chips within the multichip module occurs using the temporary interconnect wiring.Type: GrantFiled: April 24, 1997Date of Patent: July 13, 1999Assignee: International Business Machine CorporationInventors: Kenneth Edward Beilstein, Jr., Claude Louis Bertin, Dennis Charles Dubois, Wayne John Howell, Gordon Arthur Kelley, Jr., Christopher Paul Miller, David Jacob Perlman, Gustav Schrottke, Edmund Juris Sprogis, Jody John VanHorn
-
Patent number: 5909400Abstract: A nondestructive read, three device BICMOS gain cell for a DRAM memory having two FETs and one bipolar device. The gain cell has an improved access time (less latency), can operate for longer periods of time before a refresh operation is required, requires a smaller storage capacitance than a traditional DRAM cell, and can be produced commercially at lower costs than are presently available. In a preferred embodiment, the gain cell comprises an n channel metal oxide semiconductor field effect write transistor having its gate connected to a write word line WLw. Its drain is connected to a storage node Vs having a storage capacitance Cs associated therewith, and its source is connected to a write bit line BLw. An n channel metal oxide semiconductor field effect read transistor has its gate connected to the storage node Vs and its source connected to a read word line WLr. A PNP transistor has its base connected to the drain of the read transistor and its emitter connected to a read bit line BLr.Type: GrantFiled: August 22, 1997Date of Patent: June 1, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Atkinson Fifield, Russell J. Houghton, Christopher P. Miller, William R. Tonti
-
Patent number: 5907178Abstract: An electronic module includes multiple stacked bare IC chips ("a stack") and a sensor assembly that is mechanically coupled to an end surface of the stack. Electrical connection between the sensor assembly and the stack is provided by a metallization layer disposed on a side-surface of the stack. Specifically, wiring of the sensor assembly extends to an edge surface thereof corresponding to the side-surface of the stack where it electrically connects to the side-surface wiring. The IC chips of the stack are similarly electrically connected to the side-surface wiring. Multiple sensors (e.g., CCD arrays) may be electrically and mechanically coupled to multiple surfaces of the stack for providing a, e.g., multi-view imaging module. Multiple electrical and mechanical options exist for the connection of sensors to stacks within electronic modules.Type: GrantFiled: February 26, 1998Date of Patent: May 25, 1999Assignee: International Business Machines CorporationInventors: Robert Grover Baker, Claude Louis Bertin, Wayne John Howell, Joseph Michael Mosley
-
Patent number: 5903059Abstract: Microconnectors are described that can be fabricated on circuitry, the microconnectors for physically and/or electrically connecting separate structures. The microconnectors permit partitioning of a function among a plurality of chips. The microconnectors include a latching member.Type: GrantFiled: November 21, 1995Date of Patent: May 11, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John E. Cronin
-
Patent number: 5880988Abstract: A column of an integrated memory circuit includes two bit lines each with a right half and a left half and a plurality of similar memory cells connected to each half of each bit line. One of the memory cells connected to each line is used as a reference and the other cells are used for data storage. Each half of each bit line is connected to a sense node of a sense amplifier latch through an independently controlled transistor switch. To read the data from the first half of the first bit line, the transistors connecting the first half of the first bit line to the sense node is turned on and the transistor connecting the second half of the first bit line to the sense node is turned off. Both transistor switches connecting respective halves of the other bit line to the other sense node are turned on. Each half of each bit line includes approximately the same effective load. The load applied to the first sense node is thus about half of the load applied to the second sense node.Type: GrantFiled: July 11, 1997Date of Patent: March 9, 1999Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Atkinson Fifield, Russell James Houghton, Christopher Paul Miller, William Robert Patrick Tonti
-
Patent number: 5869896Abstract: An electronic module includes multiple stacked bare IC chips ("a stack") and a sensor assembly that is mechanically coupled to an end surface of the stack. Electrical connection between the sensor assembly and the stack is provided by a metallization layer disposed on a side-surface of the stack. Specifically, wiring of the sensor assembly extends to an edge surface thereof corresponding to the side-surface of the stack where it electrically connects to the side-surface wiring. The IC chips of the stack are similarly electrically connected to the side-surface wiring. Multiple sensors (e.g., CCD arrays) may be electrically and mechanically coupled to multiple surfaces of the stack for providing a, e.g., multi-view imaging module. Multiple electrical and mechanical options exist for the connection of sensors to stacks within electronic modules.Type: GrantFiled: February 26, 1998Date of Patent: February 9, 1999Assignee: International Business Machines CorporationInventors: Robert Grover Baker, Claude Louis Bertin, Wayne John Howell, Joseph Michael Mosley
-
Patent number: 5818748Abstract: The high-voltage drivers and decoders of a direct-write EEPROM memory array are separated from the word lines and placed onto separate stacked chips. The separate chips are stacked face-to-face, and force-responsive self-interlocking microconnectors are used to physically and electrically connect the separate chips.Type: GrantFiled: November 21, 1995Date of Patent: October 6, 1998Assignee: International Business Machines CorporationInventors: Claude Louis Bertin, John Edward Cronin
-
Patent number: 5811868Abstract: An integrated high-performance decoupling capacitor, formed on a semiconductor chip, using the substrate of the chip itself in conjunction with a metallic deposit formed on the presently unused chip back surface and electrically connected to the active chip circuit to result in a significant and very effective decoupling capacitor in close proximity to the active circuit on the chip requiring such decoupling capacitance.Specifically the present invention achieves this desirable result by providing a dielectric layer on the unused backside of the chip and forming a metal deposit on the formed backside dielectric layer and an electrical connection, between the metallic deposit and the active chip circuit via a through hole in the chip.Type: GrantFiled: December 20, 1996Date of Patent: September 22, 1998Assignee: International Business Machines Corp.Inventors: Claude Louis Bertin, Wayne John Howell, William Robert Patrick Tonti, Jerzy Maria Zalesnski