Patents by Inventor Danny Marvin Neal
Danny Marvin Neal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6495911Abstract: A method and implementing system are described in which a tri-plate chip carrier is effective to significantly reduce electromagnetic signal radiation and provide enhanced noise immunity. The tri-plate structure includes a ground layer, a middle signal conducting layer upon which an integrated circuit is mounted, and a top reference potential layer. The middle layer includes groups of printed circuit conductors extending from the chip to the outer edges of the carrier. The top layer is arranged to have separate electrically isolated conducting areas for VDD and ground reference potential connections. The conducting areas are arranged such that each group of signal conductors in the middle signal layer has a ground potential area above it and a ground potential area below it to provide enhanced signal isolation and reduced electromagnetic radiation.Type: GrantFiled: August 17, 2000Date of Patent: December 17, 2002Assignee: International Business Machines CorporationInventors: Patrick H. Buffet, Paul Lee Clouser, Danny Marvin Neal
-
Publication number: 20020186554Abstract: A method and implementing system are described in which a tri-plate chip carrier is effective to significantly reduce electromagnetic signal radiation and provide enhanced noise immunity. The tri-plate structure includes a ground layer, a middle signal conducting layer upon which an integrated circuit is mounted, and a top reference potential layer. The middle layer includes groups of printed circuit conductors extending from the chip to the outer edges of the carrier. The top layer is arranged to have separate electrically isolated conducting areas for VDD and ground reference potential connections. The conducting areas are arranged such that each group of signal conductors in the middle signal layer has a ground potential area above it and a ground potential area below it to provide enhanced signal isolation and reduced electromagnetic radiation.Type: ApplicationFiled: August 12, 2002Publication date: December 12, 2002Inventors: Patrick H. Buffet, Paul Lee Clouser, Danny Marvin Neal
-
Patent number: 6493779Abstract: A method and apparatus is provided in which Pipelined Packet Transfers (PPT) are implemented. The PPT methodology includes a request phase and a response phase. The PPT request phase involves a PPT request master delivering to a PPT request target a source address, a destination address and an information packet for the interrupt being requested. The PPT response phase involves the PPT request target becoming a PPT response master with the PPT response master delivering to a PPT request master a destination address and a data packet which includes the interrupt processing information. Pipelined Packet transfers (PPT) are ordered in accordance with a predetermined processing priority to improve performance and avoid deadlock.Type: GrantFiled: December 21, 1998Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Guy Lynn Guthrie, Richard Allen Kelley, Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6483720Abstract: A method and implementing electronic tri-plate connection system are provided including a nested set of RF Faraday cages within the system with integrated circuit packages containing the core drivers and receivers as the innermost Faraday cage, and additional Faraday cages being implemented at each outward level through card, board, backplane and unit level and into the network level. There is no distinction between power ground, signal ground or shield ground. All grounds throughout the system are at the same level and all package ground levels are interconnected.Type: GrantFiled: August 17, 2000Date of Patent: November 19, 2002Assignee: International Business Machines CorporationInventors: Patrick H. Buffet, Paul Lee Clouser, Danny Marvin Neal
-
Patent number: 6480917Abstract: A method and implementing system is provided in which multiple nodes of a PCI bridge/router circuit are connected to corresponding plurality of PCI busses to enable an extended number of PCI adapters to be connected within a computer system. Multiple enhanced arbiters are implemented to enable non-blocking and deadlock-free operation while still complying with PCI system requirements. An exemplary PCI-to-PCI router (PPR) circuit includes the arbiters as well as PPR buffers for temporarily storing transaction-related information passing through the router circuit between adapters on the PCI busses and/or between PCI adapters and the CPUs and system memory or other system devices. A buffer re-naming methodology is implemented to eliminate internal request/completion transaction information transfers between bridge buffers thereby increasing system performance.Type: GrantFiled: August 19, 1999Date of Patent: November 12, 2002Assignee: International Business Machines CorporationInventors: Daniel Frank Moertl, Danny Marvin Neal, Steven Mark Thurber, Adalberto Guillermo Yanes
-
Patent number: 6480923Abstract: A method and implementing system are provided in which multiple nodes of a PCI bridge/router circuit are connected to corresponding plurality of PCI busses to enable an extended number of PCI adapters to be connected within a computer system. An exemplary PCI-to-PCI router (PPR) circuit includes the arbiters as well as PPR buffers for temporarily storing transaction-related information passing through the router circuit between adapters on the PCI busses and/or between PCI adapters and the CPUs and system memory or other system devices. A buffer re-naming methodology is implemented to eliminate internal request/completion transaction information transfers between bridge buffers thereby increasing system performance.Type: GrantFiled: August 19, 1999Date of Patent: November 12, 2002Assignee: International Business Machines CorporationInventors: Daniel Frank Moertl, Danny Marvin Neal, Steven Mark Thurber, Adalberto Guillermo Yanes
-
Patent number: 6477057Abstract: A method and implementing computer system are provided in which de-coupling capacitors are used at driver and receiver sources, and defined gaps are created separating power and ground areas on a voltage reference plane of a circuit board. Short-circuit via connections are also provided through one or more vias between spatially separated circuit board layers. Each driver or receiver module includes the driver or receiver along with an associated gap, capacitor and via connections to VDD and ground planes, all included within a defined proximity to effectively block switching energy and/or VDD noise from entering the tri-plate ground-to-ground reference system. In a related exemplary construction, signal lines are placed at predetermined positions between ground planes to provide a tri-plate circuit board structure for transmitting logic signals from a driver to one or more receivers.Type: GrantFiled: August 17, 2000Date of Patent: November 5, 2002Assignee: International Business Machines CorporationInventors: Patrick H. Buffet, Paul Lee Clouser, Danny Marvin Neal
-
Patent number: 6457077Abstract: A method and implementing system is provided in which system bridge circuits are enabled to execute, or over-commit to, transaction requests from system devices for information transfers which exceed the bridge circuit's current capacity to receive the requested information on its return from a designated target device such as system memory or another system device. The transaction request is moved along the data path to the designated target device and the requested information is returned, in an example, to the requesting device. By the time the requested information is returned to the requesting bridge circuit, a number of the holding buffers usually have been freed-up and are available to accept and pass the information to the requesting device.Type: GrantFiled: June 10, 1999Date of Patent: September 24, 2002Assignee: International Business Machines CorporationInventors: Richard A. Kelley, Danny Marvin Neal, Steven Mark Thurber, Adalberto Guillermo Yanes
-
Patent number: 6425024Abstract: Buffer management for improved PCI-X or PCI bridge performance. A system and method for managing transactions across a PCI-X or PCI bridge, and a system and method of waiting for, increasing, and/or optimizing the available buffers for transaction size or sizes across a PCI-X or PCI bridge. Transactions are processed across the bridge, and the bridge has buffers with actual available buffer space used for receiving and processing the transactions. Transaction size of the transaction is determined. The system and method sets an available free block which is a set amount of available buffer space that is to be freed up before certain larger size transactions are processed. The system and method waits for the actual available buffer space to free up to and reach the available free block. The certain larger size transactions are then processed when the actual available buffer space has reached the available free block.Type: GrantFiled: May 18, 1999Date of Patent: July 23, 2002Assignee: International Business Machines CorporationInventors: Richard Allen Kelley, Danny Marvin Neal, Lawrence Dean Whitley, Adalberto Guillermo Yanes
-
Patent number: 6421756Abstract: A method and implementing computer system are provided in which bridge buffers are grouped together in a pool, and are dynamically assigned and unassigned to adapter devices as needed during information transfers. In an exemplary peripheral component interconnect (PCI) system embodiment, a PCI Host Bridge (PHB) is coupled to a first PCI bus and one of the devices of the first PCI bus is occupied by a PCI-PCI bridge (PPB) which couples the first PCI bus to a second PCI bus. An assignment of PHB buffers in the PHB is made relative to the number of PCI devices which are connected both directly and indirectly to the first PCI bus. Devices on both the first and second PCI busses are given approximately equal status in the buffer assignment process. Upon a completion of a data transfer to or from any one of the adapters, the freed-up buffers which were assigned to that particular adapter are dynamically reassigned to other adapters as needed to optimize use of all of the buffers in the PHB pool.Type: GrantFiled: May 6, 1999Date of Patent: July 16, 2002Assignee: International Business Machines CorporationInventors: Richard A. Kelley, Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6418503Abstract: A method and implementing system is provided in which multiple nodes of a PCI bridge/router circuit are connected to corresponding plurality of PCI busses to enable an extended number of PCI adapters to be connected within a computer system. Multiple enhanced arbiters are implemented to enable non-blocking and deadlock-free operation while still complying with PCI system requirements. An exemplary PCI-to-PCI router (PPR) circuit includes the arbiters as well as PPR buffers for temporarily storing transaction-related information passing through the router circuit between adapters on the PCI busses and/or between PCI adapters and the CPUs and system memory or other system devices. A buffer re-naming methodology is implemented to eliminate internal request/completion transaction information transfers between bridge buffers thereby increasing system performance.Type: GrantFiled: August 19, 1999Date of Patent: July 9, 2002Assignee: International Business Machines CorporationInventors: Daniel Frank Moertl, Danny Marvin Neal, Steven Mark Thurber, Adalberto Guillermo Yanes
-
Patent number: 6418497Abstract: A method and apparatus is provided in which Pipelined Packet Transfers (PPT) are implemented. The PPT methodology includes a request phase and a response phase. The PPT request phase involves a PPT request master delivering to a PPT request target a source address, a destination address and an information packet for the interrupt being requested. The PPT response phase involves the PPT request target becoming a PPT response master with the PPT response master delivering to a PPT request master a destination address and a data packet which includes the interrupt processing information. Pipelined Packet transfers (PPT) are ordered in accordance with a predetermined processing priority to improve performance and avoid deadlock.Type: GrantFiled: December 21, 1998Date of Patent: July 9, 2002Assignee: International Business Machines CorporationInventors: Guy Lynn Guthrie, Richard Allen Kelley, Danny Marvin Neal, Steven Mark Thurber
-
Publication number: 20020073257Abstract: A method, system, and apparatus for processing foreign protocol requests, such as PCI transactions, across a system area network (SAN) utilizing a data packet protocol is provided while maintaining the other SAN traffic. In one embodiment, a HCA receives a request for a load or store operation from a processor to an I/O adapter using a protocol which is foreign to the system area network, such as a PCI bus protocol. The HCA encapsulates the request into a data packet and places appropriate headers and trailers in the data packet to ensure that the data packet is delivered across the SAN fabric to an appropriate TCA to which the requested I/O adapter is connected. The TCA receives the data packet, determines that it contains a foreign protocol request, and decodes the data packet to obtain the foreign protocol request. The foreign protocol request is then transmitted to the appropriate I/O adapter.Type: ApplicationFiled: December 7, 2000Publication date: June 13, 2002Applicant: IBM CorporationInventors: Bruce Leroy Beukema, Ronald Edward Fuhs, Danny Marvin Neal, Renato John Recio, Steven L. Rogers, Steven Mark Thurber, Bruce Marshall Walk
-
Publication number: 20020073328Abstract: Disclosed is a method and system for protecting electronic files from unauthorized access. The drive on which the file is stored is provided with a hardware identification code, which is unique to the drive and known only by a user to whom access to the files stored on the drive is authorized. An Operating System (OS) extension is created. The OS extension allows a user to provide a security code required to access a requested drive. OS device driver, working in conjunction with the extension of the OS checks the requested drive to determine if an access code is required, and the drive responds with the security code or a default code. The default code indicates that no user-provided access code is required, and the drive is globally accessible to users on the system. Thus, when the default code is returned by the drive, automatic access to the drive is provided.Type: ApplicationFiled: December 11, 2000Publication date: June 13, 2002Applicant: International Business Machines CorporationInventors: Scott Leonard Daniels, Danny Marvin Neal, Yat Hung Ng
-
Patent number: 6405276Abstract: A bus bridge with a pool of buffers sets including first and second buffer sets. The bridge includes steering logic for directing transactions issued by a first peripheral device to the first buffer set and transactions issued by the second peripheral device to the second buffer set. The bus bridge is configured to pull posted memory write transactions ahead of a delayed read completion transaction in the first buffer set in response to identifying the first peripheral device as a target of a read request issued by a processor. In one embodiment, the bus bridge is further configured to receive first and second device select signals from the first and second peripheral devices respectively. In this embodiment, the device select signals indicate the target of the read request issued by the processor.Type: GrantFiled: December 10, 1998Date of Patent: June 11, 2002Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Richard A. Kelley, Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6351784Abstract: An apparatus and method for mediating a sequence of transactions across a fabric in a data processing system are implemented. A fabric bridge orders a preceding transaction and a subsequent transaction according to a predetermined protocol. Using the protocol a determination is made whether the subsequent transaction may be allowed to bypass the previous transaction, must be allowed to bypass the previous transaction, or must not be allowed to bypass the preceding transaction. Transactions include load/store (L/S) to system memory, and direct memory access (DMA) to system memory transactions.Type: GrantFiled: December 28, 1998Date of Patent: February 26, 2002Assignee: International Business Machines Corp.Inventors: Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6347349Abstract: An apparatus and method for mediating a sequence of transactions across a fabric in a data processing system are implemented. A fabric bridge orders a preceding transaction and a subsequent transaction according to a predetermined protocol. Using the protocol a determination is made whether the subsequent transaction may be allowed to bypass the previous transaction, must be allowed to bypass the previous transaction, or must not be allowed to bypass the preceding transaction. Transactions include load/store (L/S) system memory and L/S to input/output (I/O) device, and direct memory access (DMA) to system memory and DMA peer-to-peer transactions.Type: GrantFiled: December 28, 1998Date of Patent: February 12, 2002Assignee: International Business Machines Corp.Inventors: Danny Marvin Neal, Steven Mark Thurber
-
Publication number: 20020010811Abstract: A method, system, and apparatus for preventing input/output (I/O) adapters used by an operating system (OS) image, in a logically partitioned data processing system, from fetching or corrupting data from a memory location allocated to another OS image within the data processing system is provided. A hypervisor prevents transmission of data between an input/output adapter in one of the logical partitions and memory locations assigned to other logical partitions during a direct memory access (DMA) operation by assigning each of the input/output adapters a range of I/O bus DMA addresses. The I/O adapters (IOAs) are connected to PCI host bridges via terminal bridges. A single terminal bridge may support multiple IOAs, in which case every terminal bridge has a plurality of sets of range registers, each associated with a respective one of the IOAs to which it is connected. An arbiter is provided which selects one of the input/output adapters to use the PCI bus.Type: ApplicationFiled: January 23, 2001Publication date: January 24, 2002Applicant: International Business Machines CorporationInventors: Richard Louis Arndt, Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6327636Abstract: A methodology and implementing system are provided in which pipelined read transfers or PRTs are implemented. The PRTs include a request phase and a response phase. The PRT request phase involves a PRT request master delivering to a PRT request target, a source address, a destination address and the transfer size for the data being requested. In the PRT response phase, the PRT request target becomes a PRT response master, i.e. a PCI bus master, and initiates a completion of the transaction that was requested in the originating PRT request. Pipelined read transfers are ordered in accordance with a predetermined processing priority to improve performance and avoid deadlocks.Type: GrantFiled: September 16, 1997Date of Patent: December 4, 2001Assignee: International Business Machines CorporationInventors: Guy Lynn Guthrie, Richard Allen Kelley, Danny Marvin Neal, Steven Mark Thurber
-
Patent number: 6324612Abstract: A bus bridge including a buffer pool and steering logic where the buffer pool is organized as a plurality of buffers sets including at least first and second buffer sets and the steering logic is adapted to store transactions originating with a first peripheral device in the first buffer set and transactions originating with a second peripheral device in the second buffer set. Transactions may arrive via a secondary bus, such as a PCI bus, coupled to the bus bridge. The bridge further allows relaxed transaction ordering rules compared to conventional PCI transaction ordering rules by identifying transactions by grant signals and thus allows steering of transactions from the first and second devices to first and second buffer sets respectively. The bridge is suitably adapted for combining or merging two or more transactions within each buffer set. Each buffer set preferably includes one or more buffers for temporarily storing transactions arriving from the secondary bus and bound for a primary bus.Type: GrantFiled: December 10, 1998Date of Patent: November 27, 2001Assignee: International Business Machines CorporationInventors: Wen-Tzer Thomas Chen, Richard A. Kelley, Danny Marvin Neal, Steven Mark Thurber