Patents by Inventor David J. Pilling
David J. Pilling has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8294249Abstract: A lead frame package is disclosed where transmission signals are coupled into a die from a pair of lead frames through bonding wires that are separated by no more than three times a diameter of one of the bonding wires. In some embodiments, pairs of lead frames carrying differential transmission signals can be shielded by adjacent pairs of ground and power leads that are coupled into the die through bonding wires that are also separated by no more than three times a diameter of one of the bonding wires.Type: GrantFiled: August 5, 2008Date of Patent: October 23, 2012Assignee: Integrated Device Technology Inc.Inventors: David J. Pilling, Jitesh Shah, Diane Peng, Derek Huang
-
Patent number: 8041552Abstract: A method of modeling the output drivers in an integrated circuit, for example a serializer/deserializer circuit, is provided. In accordance with embodiments of the invention, at least one parameter of the circuit is physically measured and a behavioral model utilizing that parameter is constructed. The behavioral model can then be utilized to predict the behavior of the integrated circuit output drivers.Type: GrantFiled: April 10, 2007Date of Patent: October 18, 2011Assignee: Intergrated Device Technology, Inc.Inventor: David J. Pilling
-
Publication number: 20100032818Abstract: A lead frame package is disclosed where transmission signals are coupled into a die from a pair of lead frames through bonding wires that are separated by no more than three times a diameter of one of the bonding wires. In some embodiments, pairs of lead frames carrying differential transmission signals can be shielded by adjacent pairs of ground and power leads that are coupled into the die through bonding wires that are also separated by no more than three times a diameter of one of the bonding wires.Type: ApplicationFiled: August 5, 2008Publication date: February 11, 2010Inventors: David J. Pilling, Jitesh Shah, Diane Peng, Derek Huang
-
Patent number: 7594149Abstract: In accordance with the invention, a testing circuit formed on the integrated circuit is presented. A testing circuit according to the present invention is coupled to a scan path circuit and includes an input circuit coupled to a parameter testing circuit and an output driver coupled to the parameter testing circuit. Embodiments of the parameter testing circuit can include circuits for testing process, device, and circuit characteristics of the integrated circuit. Further, some embodiments of the testing circuit can be included in a scan path system where sequences of various testing circuits are included. Further, test parameters obtained from the parameter testing circuits can be utilized to adjust operating parameters of the integrated circuit.Type: GrantFiled: May 31, 2005Date of Patent: September 22, 2009Assignee: Integrated Device Technology, Inc.Inventor: David J. Pilling
-
Patent number: 7583087Abstract: In accordance with the invention, a testing circuit formed on the integrated circuit is presented. A testing circuit according to the present invention includes an input circuit coupled to a parameter testing circuit and an output driver coupled to the parameter testing circuit. Embodiments of the parameter testing circuit can include circuits for testing process, device, and circuit characteristics of the integrated circuit. Further, some embodiments of the testing circuit can be included in a scan path system where sequences of various testing circuits are included. Further, test parameters obtained from the parameter testing circuits can be utilized to adjust operating parameters of the integrated circuit.Type: GrantFiled: February 22, 2005Date of Patent: September 1, 2009Assignee: Integrated Device Technology, inc.Inventors: David J. Pilling, Cesar Talledo
-
Patent number: 7554379Abstract: A level shifter is presented that allows fast switching while requiring low power. In accordance with some embodiments of the invention, the level shifter is a two stage level shifting circuit with p-channel and n-channel transistors biased so as to limit the potential between the source to gate or drain to gate of any of the transistors. Pull-up transistors are placed in a transition state so that spikes resulting from an increasing or decreasing input voltage turn on or off the pull up transistors to assist in the switching.Type: GrantFiled: February 23, 2007Date of Patent: June 30, 2009Assignee: Integrated Device Technology, Inc.Inventors: David J. Pilling, Mario Fulam Au
-
Patent number: 7518842Abstract: Systems and methods of chip design and package implementation for attenuating noise in timing circuits, including phase-locked-loops (PLL) and delay-locked-loops (DLL), are disclosed. Embodiments of the present invention attenuate coupled noise, such as the effects of ground current surges, or power supply noise coupling through electro-static discharge (ESD) structures. In known systems, the ground supplies for the timing circuits are designed with power and ground supplies, separate from the core power and ground; although the ground supplies are connected via common VSSsubstrate, they are separated from pad ring output driver power and ground supplies. In embodiments of the present invention, the PLL or DLL and core supplies are kept separate from the output driver power and ground supplies, providing for improved systems and methods that attenuate the effects of ground current surges from chip output drivers as they switch from logic highs to logic lows.Type: GrantFiled: November 5, 2004Date of Patent: April 14, 2009Assignee: Integrated Device Technology, Inc.Inventors: David J Pilling, James Fox, Ken Chan
-
Publication number: 20080255820Abstract: A method of modeling the output drivers in an integrated circuit, for example a serializer/deserializer circuit, is provided. In accordance with embodiments of the invention, at least one parameter of the circuit is physically measured and a behavioral model utilizing that parameter is constructed. The behavioral model can then be utilized to predict the behavior of the integrated circuit output drivers.Type: ApplicationFiled: April 10, 2007Publication date: October 16, 2008Inventor: David J. Pilling
-
Publication number: 20080204109Abstract: A level shifter is presented that allows fast switching while requiring low power. In accordance with some embodiments of the invention, the level shifter is a two stage level shifting circuit with p-channel and n-channel transistors biased so as to limit the potential between the source to gate or drain to gate of any of the transistors. Pull-up transistors are placed in a transition state so that spikes resulting from an increasing or decreasing input voltage turn on or off the pull up transistors to assist in the switching.Type: ApplicationFiled: February 23, 2007Publication date: August 28, 2008Inventors: David J. Pilling, Mario Fulam Au
-
Patent number: 7203126Abstract: An integrated circuit delay device includes a digital delay line configured to provide a percent-of-clock period delay to a timing signal received at an input thereof, in response to a control signal. This control signal has a value that specifies a length of the delay. A delay line control circuit is also provided. The delay line control circuit is configured to generate the control signal by counting multiple cycles of a high frequency oscillator signal (e.g., ring oscillator signal) having a period less than the clock period, over a time interval having a duration greater than the clock period.Type: GrantFiled: May 23, 2005Date of Patent: April 10, 2007Assignee: Integrated Device Technology, Inc.Inventors: Robert J. Proebsting, Cesar A. Talledo, David J. Pilling
-
Patent number: 6944070Abstract: Integrated circuit delay devices include a digital delay line that is configured to provide a percent-of-clock period delay to a timing signal accepted at an enabled one of a plurality of injection ports thereof. The digital delay line may be responsive to an injection control signal having a value that sets a length of the delay by specifying a location of the enabled one of the plurality of injection ports, with the end of the delay line being a fixed output port. A delay line control circuit is also provided that is responsive to a clock signal having a period from which the percent-of-clock period delay is preferably measured. The delay line control circuit is configured to generate the injection control signal by counting multiple cycles of a high frequency ring oscillator signal having a period less than, and typically substantially less than, the clock period, over a time interval having a duration greater than, and typically substantially greater than, the clock period.Type: GrantFiled: June 30, 2004Date of Patent: September 13, 2005Assignee: Integrated Device Technology, Inc.Inventors: Robert J. Proebsting, Cesar A. Talledo, David J. Pilling
-
Patent number: 6856558Abstract: Integrated circuit delay devices include a digital delay line that is configured to provide a percent-of-clock period delay to a timing signal accepted at an enabled one of a plurality of injection ports thereof. The digital delay line may be responsive to an injection control signal having a value that sets a length of the delay by specifying a location of the enabled one of the plurality of injection ports, with the end of the delay line being a fixed output port. A delay line control circuit is also provided that is responsive to a clock signal having a period from which the percent-of-clock period delay is preferably measured. The delay line control circuit is configured to generate the injection control signal by counting multiple cycles of a high frequency ring oscillator signal having a period less than, and typically substantially less than, the clock period, over a time interval having a duration greater than, and typically substantially greater than, the clock period.Type: GrantFiled: August 18, 2003Date of Patent: February 15, 2005Assignee: Integrated Device Technology, Inc.Inventors: Robert J. Proebsting, Cesar A. Talledo, David J. Pilling
-
Patent number: 6700425Abstract: Multi-phase clock generators include a master-slave flip flop that generates a second pair of clock signals having a second frequency in response to a first pair of clock signals having a first frequency greater than the second frequency. The master-slave flip-flop includes a master stage that is responsive to a first one of the first pair of clock signals and has a first pair of differential inputs and a first pair of differential outputs. A slave stage is also provided. The slave stage is responsive to a second one of the first pair of clock signals and has a second pair of differential inputs coupled to the first pair of differential outputs and a second pair of differential outputs that are cross-coupled and fed back to the first pair of differential inputs of the master stage.Type: GrantFiled: October 30, 2001Date of Patent: March 2, 2004Assignee: Integrated Device Technology, Inc.Inventor: David J. Pilling
-
Patent number: 6573775Abstract: Flip-flops include a master stage and a slave stage. The master stage is responsive to a first clock signal and has a first pair of differential inputs and a first pair of differential outputs. The slave stage is responsive to a second clock signal and has a second pair of differential inputs coupled to the first pair of differential outputs and a second pair of differential outputs from which true and complementary outputs (Q, QB) of the flip-flop are derived. If the flip-flop is a D-type flip-flop, the first pair of differential inputs receive true and complementary data signals (DATA, DATAB). If the flip-flop is a set-reset (S-R) flip-flop, the first pair of differential inputs receive set and reset signals (SET, RESET).Type: GrantFiled: December 5, 2001Date of Patent: June 3, 2003Assignee: Integrated Device Technology, Inc.Inventor: David J. Pilling
-
Publication number: 20030080793Abstract: Flip-flops include a master stage and a slave stage. The master stage is responsive to a first clock signal and has a first pair of differential inputs and a first pair of differential outputs. The slave stage is responsive to a second clock signal and has a second pair of differential inputs coupled to the first pair of differential outputs and a second pair of differential outputs from which true and complementary outputs (Q, QB) of the flip-flop are derived. If the flip-flop is a D-type flip-flop, the first pair of differential inputs receive true and complementary data signals (DATA, DATAB). If the flip-flop is a set-reset (S-R) flip-flop, the first pair of differential inputs receive set and reset signals (SET, RESET).Type: ApplicationFiled: December 5, 2001Publication date: May 1, 2003Inventor: David J. Pilling
-
Patent number: 6333524Abstract: In a multi-level interconnect structure, a fusible material fills an opening in an isolation layer disposed between two interconnect levels or between an interconnect level and a device layer. The opening which may be, for example, a contact hole or a via, may be fabricated using processes generally used to fabricate normally sized vias and contact holes. The opening has a cross-sectional area A reduced by a factor of x relative to normally sized openings. Because the fusible interlevel interconnection has a reduced cross-sectional area, a programming current develops a destructive programming current density within fusible interlevel interconnection while current densities in coupled conductors, including normally sized vias and contacts, remain within long term reliability limits. Read/write circuitry connected to the fusible interlevel interconnection supports the programming current and supports a read current.Type: GrantFiled: June 28, 1999Date of Patent: December 25, 2001Assignee: Integrated Device Technology, Inc.Inventors: Chuen-Der Lien, Anita M. Hansen, David J. Pilling
-
Patent number: 6130563Abstract: An output driver circuit capable of driving its data output terminal to a digital logic level high, capable of driving its data output terminal to a digital logic level low, and capable of tristating its data output terminal has an output stage comprising a pullup transistor and a pulldown transistor. The two pullup and pull down transistors are coupled in series between two drive transistor circuits. In one aspect of the invention, the pullup and pulldown drive transistor circuits provide momentary low impedance connection of the pullup and pulldown transistors to the respective pullup and pulldown voltage sources during the initial switching waveforms of the digital signal. After the initial switching of the digital signal, the pullup and pulldown drive transistor circuits provide precise V.sub.OH and V.sub.OL voltage output levels and provide high impedance filtering of voltage supply line and ground line noise.Type: GrantFiled: September 10, 1997Date of Patent: October 10, 2000Assignee: Integrated Device Technology, Inc.Inventors: David J. Pilling, Raymond Chu
-
Patent number: 5949127Abstract: In a multi-level interconnect structure, a fusible material fills an opening in an isolation layer disposed between two interconnect levels or between an interconnect level and a device layer. The opening which may be, for example, a contact hole or a via, may be fabricated using processes generally used to fabricate normally sized vias and contact holes. The opening has a cross-sectional area A reduced by a factor of x relative to normally sized openings. Because the fusible interlevel interconnection has a reduced cross-sectional area, a programming current develops a destructive programming current density within fusible interlevel interconnection while current densities in coupled conductors, including normally sized vias and contacts, remain within long term reliability limits. Read/write circuitry connected to the fusible interlevel interconnection supports the programming current and supports a read current.Type: GrantFiled: June 6, 1997Date of Patent: September 7, 1999Assignee: Integrated Device Technology, Inc.Inventors: Chuen-Der Lien, Anita M. Hansen, David J. Pilling
-
Patent number: 5838624Abstract: A circuit improves the reliability of antifuses in certain types of systems by substantially eliminating the continuous undesirable applications of voltages across antifuse terminals. To accomplish this, an antifuse has applied across its two terminals a "reading" or "evaluation" voltage as required by the system operation for a single read or evaluation clock period (typically 5 ns to 30 ns in duration). The signal describing the state of the antifuse is then stored in a latch, register, or other suitable structure for subsequent sampling. In this manner, a low read current flows in the antifuse in response to the standard chip operating voltage for only a short period of time such as a single clock cycle. Thus, continuous voltages across the two terminals of the antifuse are avoided and an unprogrammed antifuse is not inadvertently programmed and a programmed antifuse is not inadvertently converted back to its high impedance state (i.e. "unprogrammed").Type: GrantFiled: May 2, 1997Date of Patent: November 17, 1998Assignee: Integrated Device Technology, Inc.Inventors: David J. Pilling, Raymond M. Chu, Sik K. Lui
-
Patent number: 5818778Abstract: An antifuse redundancy circuit operates with transparency to external circuitry and users. In one embodiment, an antifuse redundancy circuit incorporates two antifuses rather than one. The circuit is arranged so that both antifuses may be simultaneously programmed and read. If a single antifuse is programmed without programming the other antifuse, the antifuse redundancy circuit will register a programmed antifuse. Additionally, if a single programmed antifuse is unintentionally deprogrammed after both antifuses in the redundancy circuit have been programmed, the antifuse redundancy circuit will continue to register a programmed antifuse. The result is both an increase in manufacturing yield and an increase in the reliability of integrated circuits utilizing antifuses.Type: GrantFiled: March 26, 1997Date of Patent: October 6, 1998Assignee: Integrated Device Technology, Inc.Inventors: Sik K. Lui, Raymond M. Chu, David J. Pilling