Patents by Inventor David L. Questad
David L. Questad has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7868459Abstract: A semiconductor package is disclosed including a first capture pad isolated from an adjacent second capture pad by an insulator; a first plurality of electrically active vias connecting the first capture pad to the second capture pad; a third capture pad isolated from the second capture pad by an insulator; and a second plurality of electrically active vias connecting the second capture pad to the third capture pad. Each via of the first plurality of active vias is non-aligned with each via of the second plurality of active vias. The structure provides reduction of strain on the vias when a shear force is applied to a ball grid array used therewith while minimizing the degradation of the electrical signals.Type: GrantFiled: September 5, 2006Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: Jean Audet, Luc Guerin, David L. Questad, David J. Russell
-
Patent number: 7859122Abstract: A structure and a method for forming the same. The structure includes a first dielectric layer, an electrically conductive bond pad on the first dielectric layer, and a second dielectric layer on top of the first dielectric layer and the electrically conductive bond pad. The electrically conductive bond pad is sandwiched between the first and second dielectric layers. The second dielectric layer includes N separate final via openings such that a top surface of the electrically conductive bond pad is exposed to a surrounding ambient through each final via opening of the N separate final via openings. N is a positive integer greater than 1.Type: GrantFiled: April 14, 2008Date of Patent: December 28, 2010Assignee: International Business Machines CorporationInventors: Timothy Harrison Daubenspeck, Jeffrey Peter Gambino, Christopher David Muzzy, David L. Questad, Wolfgang Sauter
-
Patent number: 7851911Abstract: A semiconductor chip for forming the same. The semiconductor chip includes M regular solder bump structures and N monitor solder bump structures, M and N being positive integers. If a flip chip process is performed for the semiconductor chip, then the N monitor solder bump structures are more sensitive to a cool-down stress than the M regular solder bump structures. The cool-down stress results from a cool-down step of the flip chip process. Each of the M regular solder bump structures is electrically connected to either a power supply or a device of the semiconductor chip. Each of the N monitor solder bump structures is not electrically connected to a power supply or a device of the semiconductor chip.Type: GrantFiled: March 2, 2010Date of Patent: December 14, 2010Assignee: International Business Machines CorporationInventors: Charles F. Carey, Bernt Julius Hansen, Ashwani K. Malhotra, David L. Questad, Wolfgang Sauter
-
Patent number: 7819027Abstract: A tensile strength testing structure for controlled collapse chip connections (C4) disposed above a substrate includes: a fixture base configured for positioning substrates with C4; a top fixture plate with through hole channels; test pins for insertion through the through hole channels; wherein dimensional tolerances of the substrates are accounted for with openings on at least two sides of the fixture base for positioning the substrates, and during alignment of the top fixture plate through hole channels with the C4 prior to securing the top fixture plate to the fixture base; wherein the test pins are strain hardened metal wires; wherein lower ends of the test pins are joined to the C4 during a solder reflow process; and wherein distal ends of the test pins are pulled in a direction perpendicular to the testing structure to determine the tensile strength of the C4.Type: GrantFiled: June 22, 2007Date of Patent: October 26, 2010Assignee: International Business Machines CorporationInventors: Virendra R. Jadhav, Vijayeshwar D. Khanna, David C. Long, David L. Questad
-
Patent number: 7812438Abstract: The invention is directed to an improved microelectronics device that reduces BEOL delamination by reducing the tensile stress imposed on the via which connects first level interconnects with the BEOL. Tensile stress imposed on the via is reduced by shifting the via towards the center of a silicon chip or alternatively shifting the UBM towards the corners of the silicon chip.Type: GrantFiled: January 7, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Virendra R. Jadhav, David L. Questad, Kamal K. Sikka, Xiaojin Wei, Jiantao Zheng
-
Publication number: 20100233872Abstract: A chip fabrication method. A provided structure includes: a transistor on a semiconductor substrate, N interconnect layers on the semiconductor substrate and the transistor (N>0), and a first dielectric layer on the N interconnect layers. The transistor is electrically coupled to the N interconnect layers. P crack stop regions and Q crack stop regions are formed on the first dielectric layer (P, Q>0). The first dielectric layer is sandwiched between the N interconnect layers and a second dielectric layer that is formed on the first dielectric layer. Each P crack stop region is completely surrounded by the first and second dielectric layers. The second dielectric layer is sandwiched between the first dielectric layer and an underfill layer that is formed on the second dielectric layer. Each Q crack stop region is completely surrounded by the first dielectric layer and the underfill layer.Type: ApplicationFiled: May 27, 2010Publication date: September 16, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Peter J. Brofman, Jon Alfred Casey, Ian D. Melville, David L. Questad, Wolfgang Sauter, Thomas Anthony Wassick
-
Patent number: 7795724Abstract: An LGA structure is provided having at least one semiconductor device over a substrate and a mechanical load apparatus over the semiconductor device. The structure includes a load-distributing material between the mechanical load apparatus and the substrate. Specifically, the load-distributing material is proximate a first side of the semiconductor device and a second side of the semiconductor device opposite the first side of the semiconductor device. Furthermore, the load-distributing material completely surrounds the semiconductor device and contacts the mechanical load apparatus, the substrate, and the semiconductor device. The load-distributing material can be thermally conductive and comprises an elastomer and/or a liquid. The load-distributing material comprises a LGA interposer adapted to connect the substrate to a PCB below the substrate and/or a second substrate. Moreover, the load-distributing material comprises compressible material layers and rigid material layers.Type: GrantFiled: August 30, 2007Date of Patent: September 14, 2010Assignee: International Business Machines CorporationInventors: William L. Brodsky, James A. Busby, Bruce J. Chamberlin, Mitchell G. Ferrill, David L. Questad, Robin A. Susko
-
Publication number: 20100155943Abstract: A semiconductor chip for forming the same. The semiconductor chip includes M regular solder bump structures and N monitor solder bump structures, M and N being positive integers. If a flip chip process is performed for the semiconductor chip, then the N monitor solder bump structures are more sensitive to a cool-down stress than the M regular solder bump structures. The cool-down stress results from a cool-down step of the flip chip process. Each of the M regular solder bump structures is electrically connected to either a power supply or a device of the semiconductor chip. Each of the N monitor solder bump structures is not electrically connected to a power supply or a device of the semiconductor chip.Type: ApplicationFiled: March 2, 2010Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles F. Carey, Bernt Julius Hansen, Ashwani K. Malhotra, David L. Questad, Wolfgang Sauter
-
Patent number: 7732932Abstract: Structures and a method for forming the same. The structure includes a semiconductor substrate, a transistor on the semiconductor substrate, and N interconnect layers on top of the semiconductor substrate, N being a positive integer. The transistor is electrically coupled to the N interconnect layers. The structure further includes a first dielectric layer on top of the N interconnect layers and P crack stop regions on top of the first dielectric layer, P being a positive integer. The structure further includes a second dielectric layer on top of the first dielectric layer. Each crack stop region of the P crack stop regions is completely surrounded by the first dielectric layer and the second dielectric layer. The structure further includes an underfill layer on top of the second dielectric layer. The second dielectric layer is sandwiched between the first dielectric layer and the underfill layer.Type: GrantFiled: August 3, 2007Date of Patent: June 8, 2010Assignee: International Business Machines CorporationInventors: Peter J. Brofman, Jon Alfred Casey, Ian D. Melville, David L. Questad, Wolfgang Sauter, Thomas Anthony Wassick
-
Patent number: 7678673Abstract: The present invention provides a method of strengthening a structure, to heal the imperfection of the structure, to reinforce the structure, and thus strengthening the dielectric without compromising the desirable low dielectric constant of the structure. The inventive method includes the steps of providing a semiconductor structure having at least one interconnect structure; dicing the interconnect structure; applying at least one infiltrant into the interconnect structure; and infiltrating the infiltrant to infiltrate into the interconnect structure.Type: GrantFiled: August 1, 2007Date of Patent: March 16, 2010Assignee: International Business Machines CorporationInventors: Elbert Huang, William F. Landers, Michael Lane, Eric G. Liniger, Xiao H. Liu, David L. Questad, Thomas M. Shaw
-
Patent number: 7674637Abstract: A semiconductor chip and methods for forming the same. The semiconductor chip includes M regular solder bump structures and N monitor solder bump structures, M and N being positive integers. If a flip chip process is performed for the semiconductor chip, then the N monitor solder bump structures are more sensitive to a cool-down stress than the M regular solder bump structures. The cool-down stress results from a cool-down step of the flip chip process. Each of the M regular solder bump structures is electrically connected to either a power supply or a device of the semiconductor chip. Each of the N monitor solder bump structures is not electrically connected to a power supply or a device of the semiconductor chip.Type: GrantFiled: May 17, 2007Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Charles F. Carey, Bernt Julius Hansen, Ashwani K. Malhotra, David L. Questad, Wolfgang Sauter
-
Publication number: 20090256257Abstract: A structure and a method for forming the same. The structure includes a first dielectric layer, an electrically conductive bond pad on the first dielectric layer, and a second dielectric layer on top of the first dielectric layer and the electrically conductive bond pad. The electrically conductive bond pad is sandwiched between the first and second dielectric layers. The second dielectric layer includes N separate final via openings such that a top surface of the electrically conductive bond pad is exposed to a surrounding ambient through each final via opening of the N separate final via openings. N is a positive integer greater than 1.Type: ApplicationFiled: April 14, 2008Publication date: October 15, 2009Inventors: Timothy Harrison Daubenspeck, Jeffrey Peter Gambino, Christopher David Muzzy, David L. Questad, Wolfgang Sauter
-
Publication number: 20090218688Abstract: A semiconductor structure includes at least one bond pad. An insulator layer is on the surface of the semiconductor chip and on a portion of the bond pad. The polyimide layer comprises a bottom surface contacting and coplanar with the surface of the semiconductor chip, a top surface opposite and parallel to the bottom surface of the polyimide layer, and a sloped side between corresponding ends of the top surface of the polyimide layer and the bottom surface of the polyimide layer. The sloped side joins the bottom surface of the polyimide layer at the top surface of the bond pad. The sloped side of the polyimide layer forms an angle less than 50° with the bottom surface of the polyimide layer.Type: ApplicationFiled: February 28, 2008Publication date: September 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen P. Ayotte, Timothy H. Daubenspeck, Jeffrey Gambino, Christopher D. Muzzy, David L. Questad, Wolfgang Sauter
-
Publication number: 20090188705Abstract: A stacked via structure for reducing vertical stiffness includes: a plurality of stacked vias, each via disposed on a disc-like structure. The disc-like structure includes a platted through hole landing supporting the plurality of stacked vias. The platted through hole landing includes a compliant center zone; and spring-like stiffness-reducing connectors for connecting the compliant center zone of the platted through hole landing.Type: ApplicationFiled: January 26, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Karan Kacker, Douglas O. Powell, David L. Questad, David J. Russell, Sri M. Sri-Jayantha
-
Publication number: 20090189290Abstract: A substrate via structure for stacked vias in a substrate/chip assembly includes: a center via stack and a plurality of stacked vias clustered around the center via stack. In this structure, the center via and the surrounding vias are made of copper. Some of the surrounding vias may be non-functional vias and these may be of a different height than the functional vias.Type: ApplicationFiled: January 27, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Karan Kacker, Douglas O. Powell, David L. Questad, David J. Russell, Sri M. Sri-Jayantha
-
Publication number: 20090189289Abstract: A substrate via structure for stacked vias includes: a plurality of stacked vias, wherein each via is disposed on a landing; and at least one constrainer disc surrounding at least one via, for constraining in-plane deformation of the substrate via structure. The constrainer disc is embedded such that the constrainer disc is disposed between two layers of resin. The constrainer discs may be made of copper. The constrainer disc may be circular or square-shaped. Preferably there is a dielectric gap between the constrainer disc and the via.Type: ApplicationFiled: January 27, 2008Publication date: July 30, 2009Applicant: International Business Machines CorporationInventors: Karan Kacker, Douglas O. Powell, David L. Questad, David J. Russell, Sri M. Sri-Jayantha
-
Publication number: 20090174084Abstract: The invention is directed to an improved microelectronics device that reduces BEOL delamination by reducing the tensile stress imposed on the via which connects first level interconnects with the BEOL. Tensile stress imposed on the via is reduced by shifting the via towards the center of a silicon chip or alternatively shifting the UBM towards the corners of the silicon chip.Type: ApplicationFiled: January 7, 2008Publication date: July 9, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Virendra R. Jadhav, David L. Questad, Kamal K. Sikka, Xiaojin Wei, Jiantao Zheng
-
Patent number: 7545050Abstract: A design structure to provide a package for a semiconductor chip that minimizes the stresses and strains that arise from differential thermal expansion in chip to substrate or chip to card interconnections. An improved set of design structure vias above the final copper metallization level that mitigate shocks during semiconductor assembly and testing. Other embodiments include design structures having varying micro-mechanical support structures that further minimize stress and strain in the semiconductor package.Type: GrantFiled: July 31, 2008Date of Patent: June 9, 2009Assignee: International Business Machiens CorporationInventors: Timothy Harrison Daubenspeck, Wolfgang Sauter, Jeffrey P. Gambino, David L. Questad
-
Publication number: 20090057865Abstract: An LGA structure is provided having at least one semiconductor device over a substrate and a mechanical load apparatus over the semiconductor device. The structure includes a load-distributing material between the mechanical load apparatus and the substrate. Specifically, the load-distributing material is proximate a first side of the semiconductor device and a second side of the semiconductor device opposite the first side of the semiconductor device. Furthermore, the load-distributing material completely surrounds the semiconductor device and contacts the mechanical load apparatus, the substrate, and the semiconductor device. The load-distributing material can be thermally conductive and comprises an elastomer and/or a liquid. The load-distributing material comprises a LGA interposer adapted to connect the substrate to a PCB below the substrate and/or a second substrate. Moreover, the load-distributing material comprises compressible material layers and rigid material layers.Type: ApplicationFiled: August 30, 2007Publication date: March 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William L. Brodsky, James A. Busby, Bruce J. Chamberlin, Mitchell G. Ferrill, David L. Questad, Robin A. Susko
-
Publication number: 20090045501Abstract: Chip packages and a related method are disclosed that provide a structure on a side opposite a chip on a carrier of a chip package to substantially match a stiffness of the chip. In one embodiment, a chip package includes a chip coupled to a carrier; and a structure on a side opposite the chip on the carrier, the structure having a first stiffness to substantially match a second stiffness of the chip.Type: ApplicationFiled: August 14, 2007Publication date: February 19, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, David L. Questad, Jamil A. Wakil