Patents by Inventor David Lidsky
David Lidsky has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11799377Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: GrantFiled: February 2, 2023Date of Patent: October 24, 2023Assignee: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Publication number: 20230280811Abstract: An electronic system includes a circuit board including a power plane. An integrated circuit (e.g., processor) is attached to a first side of the circuit board and is arranged to receive power from the power plane. A plurality of DC-to-DC converters are attached to a second side of the circuit board and are arranged to transfer power to the power plane. Each DC-to-DC converter includes a respective voltage sense input that is electrically connected to a separate location on the power plane. A telemetry circuit is coupled to each of the plurality of DC-to-DC converters and is configured to detect a quantity of power transferred to the common power plane from each of the plurality of power conversion devices.Type: ApplicationFiled: March 2, 2023Publication date: September 7, 2023Applicant: Empower Semiconductor, Inc.Inventors: Trey Roessig, Timothy Alan Phillips, David Lidsky, Gerhard Schrom, Yali Xiong, Artin Der Minassians
-
Publication number: 20230216414Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: ApplicationFiled: February 2, 2023Publication date: July 6, 2023Applicant: EMPOWER SEMICONDUCTOR, INC.Inventor: David Lidsky
-
Publication number: 20230114632Abstract: A switched-mode power regulator circuit has four solid-state switches connected in series and a capacitor and an inductor that regulate power delivered to a load. The solid-state switches are operated such that a voltage at the load is regulated by repetitively (1) prefluxing the inductor then charging the capacitor causing an increased current to flow in the inductor and (2) prefluxing the inductor then discharging the capacitor causing increased current to flow in the inductor. The inductor prefluxing steps enable the circuit to provide increased output voltage and/or increased output current.Type: ApplicationFiled: December 13, 2022Publication date: April 13, 2023Applicant: EMPOWER SEMICONDUCTOR, INC.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak
-
Patent number: 11601059Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: GrantFiled: July 6, 2022Date of Patent: March 7, 2023Assignee: Navitas Semiconductor LimitedInventor: David Lidsky
-
Patent number: 11557970Abstract: A switched-mode power regulator circuit has four solid-state switches connected in series and a capacitor and an inductor that regulate power delivered to a load. The solid-state switches are operated such that a voltage at the load is regulated by repetitively (1) prefluxing the inductor then charging the capacitor causing an increased current to flow in the inductor and (2) prefluxing the inductor then discharging the capacitor causing increased current to flow in the inductor. The inductor prefluxing steps enable the circuit to provide increased output voltage and/or increased output current.Type: GrantFiled: July 16, 2019Date of Patent: January 17, 2023Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak
-
Publication number: 20230009673Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: ApplicationFiled: July 6, 2022Publication date: January 12, 2023Applicant: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Patent number: 11552564Abstract: A switched-mode power regulator circuit has four solid-state switches connected in series and a capacitor and an inductor that regulate power delivered to a load. The solid-state switches are operated such that a voltage at the load is regulated by repetitively (1) charging the capacitor causing a current to flow in the inductor and (2) discharging the capacitor causing current to flow in the inductor. The power regulator circuit may be configured to operate with zero current switching at frequencies in the range of 100 MHz, enabling it to be fabricated on a unitary silicon die along with the load that it powers.Type: GrantFiled: March 19, 2020Date of Patent: January 10, 2023Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips
-
Publication number: 20220360170Abstract: A power circuit is disclosed. The power circuit includes an input node, a plurality of inductors each connected to an output node, a plurality of phases each configured to provide current to one of the inductors, and a control circuit configured to trigger the phases. The phases are configured to provide current to one of the inductors in response to being triggered by the control circuit, the control circuit is configured to determine a variable time difference between a first phase being triggered and a second phase being triggered, and the time difference is based at least in part on a voltage difference between an input voltage at the input node and an output voltage at the output node.Type: ApplicationFiled: July 22, 2022Publication date: November 10, 2022Applicant: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak, Shrinivasan Jaganathan
-
Patent number: 11431247Abstract: A power circuit is disclosed. The power circuit includes an input node, a plurality of inductors each connected to an output node, a plurality of phases each configured to provide current to one of the inductors, and a control circuit configured to trigger the phases. The phases are configured to provide current to one of the inductors in response to being triggered by the control circuit, the control circuit is configured to determine a variable time difference between a first phase being triggered and a second phase being triggered, and the time difference is based at least in part on a voltage difference between an input voltage at the input node and an output voltage at the output node.Type: GrantFiled: December 13, 2019Date of Patent: August 30, 2022Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak, Shrinivasan Jaganathan
-
Patent number: 11418120Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: GrantFiled: March 22, 2021Date of Patent: August 16, 2022Assignee: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Patent number: 11309795Abstract: Devices and techniques for controlling voltage regulation are disclosed. A voltage regulation system may include one or more loads disposed on an integrated circuit, a DC-to-DC voltage regulation device at least partially disposed on the integrated circuit, and a second device disposed external to the integrated circuit and comprising circuitry configured to communicate with the controller of the voltage regulation device. The voltage regulation device may include one or more voltage regulation modules and a controller configured to control the one or more voltage regulation modules. The one or more voltage regulation modules may be configured to supply one or more voltage levels, respectively, to the one or more loads. The controller may be configured to disable at least one of the one or more voltage regulation modules based on a determination that the second device is not suitable for use with the voltage regulation device.Type: GrantFiled: June 29, 2018Date of Patent: April 19, 2022Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Phillips, Gene Sheridan
-
Patent number: 11095204Abstract: A circuit is disclosed. The circuit includes a power supply node and a system configured to receive current from the power supply node at a regulated voltage and to generate one or more control signals indicating an anticipated change in the current. The circuit also includes a voltage regulator configured to provide the current to the power supply node and to drive the power supply node with the regulated voltage, where the value of the regulated voltage is based at least in part on the one or more control signals.Type: GrantFiled: July 4, 2019Date of Patent: August 17, 2021Assignee: Empower Semiconductor, Inc.Inventors: Parag Oak, David Lidsky
-
Publication number: 20210242777Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: ApplicationFiled: March 22, 2021Publication date: August 5, 2021Applicant: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Patent number: 10958172Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: GrantFiled: December 26, 2019Date of Patent: March 23, 2021Assignee: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Patent number: 10855180Abstract: Devices and techniques for controlling voltage regulation are disclosed. A voltage regulation system may include one or more loads disposed on an integrated circuit, a DC-to-DC voltage regulation device at least partially disposed on the integrated circuit, and a second device disposed external to the integrated circuit and comprising circuitry configured to communicate with the controller of the voltage regulation device. The voltage regulation device may include one or more voltage regulation modules and a controller configured to control the one or more voltage regulation modules. The one or more voltage regulation modules may be configured to supply one or more voltage levels, respectively, to the one or more loads. The controller may be configured to disable at least one of the one or more voltage regulation modules based on a determination that the second device is not suitable for use with the voltage regulation device.Type: GrantFiled: June 29, 2018Date of Patent: December 1, 2020Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Phillips, Gene Sheridan
-
Patent number: 10784769Abstract: A power conversion circuit includes a plurality of solid-state switches coupled between an input terminal and a ground. An output terminal is positioned between two of the plurality of solid-state switches and an inductor is coupled between the output terminal and a load. A capacitor is coupled in parallel with two of the serially connected solid-state switches. A controller controls the plurality of solid-state switches to generate a current in the inductor by repetitively (1) charging the capacitor causing a temporary increase in the current in the inductor, (2) entering a first wait state that configures the plurality of solid-state switches to maintain the capacitor in a charged state, (3) discharging the capacitor causing a temporary increase in the current in the inductor and (4) entering a second wait state that configures the plurality of solid-state switches to maintain the capacitor in a discharged state.Type: GrantFiled: September 26, 2019Date of Patent: September 22, 2020Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak
-
Publication number: 20200218301Abstract: A system is disclosed. The system includes a substrate, and a first chip on the substrate, where a load circuit is integrated on the first chip. The system also includes a second chip on the substrate, where a power delivery circuit is configured to deliver current to the load circuit according to a regulated voltage at a node. The power delivery circuit includes a first circuit configured to generate an error signal based at least in part on the regulated voltage, and a voltage generator including power switches configured to modify the regulated voltage according to the error signal, where the first circuit of the power delivery circuit is integrated on the first chip, and where at least a portion of the power switches of the power delivery circuit are integrated on the second chip.Type: ApplicationFiled: December 26, 2019Publication date: July 9, 2020Applicant: Empower Semiconductor, Inc.Inventor: David Lidsky
-
Patent number: 10622890Abstract: A switched-mode power regulator circuit has four solid-state switches connected in series and a capacitor and an inductor that regulate power delivered to a load. The solid-state switches are operated such that a voltage at the load is regulated by repetitively (1) charging the capacitor causing a current to flow in the inductor and (2) discharging the capacitor causing current to flow in the inductor. The power regulator circuit may be configured to operate with zero current switching at frequencies in the range of 100 MHz, enabling it to be fabricated on a unitary silicon die along with the load that it powers.Type: GrantFiled: August 29, 2017Date of Patent: April 14, 2020Assignee: Empower Semiconductor, Inc.Inventors: David Lidsky, Timothy Alan Phillips
-
Publication number: 20200112242Abstract: A switched-mode power regulator circuit has four solid-state switches connected in series and a capacitor and an inductor that regulate power delivered to a load. The solid-state switches are operated such that a voltage at the load is regulated by repetitively (1) charging the capacitor causing an increase in current flow in the inductor followed by a decrease in current flow in the inductor and before the current flow in the inductor stops, (2) discharging the capacitor causing an increase in current flow in the inductor followed by a decrease in current flow in the inductor and before the current flow in the inductor stops, repeating (1).Type: ApplicationFiled: September 26, 2019Publication date: April 9, 2020Applicant: EMPOWER SEMICONDUCTOR, INC.Inventors: David Lidsky, Timothy Alan Phillips, Parag Oak