Patents by Inventor David M. Fried
David M. Fried has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6888187Abstract: A memory cell that has first and second fully depleted transfer devices each having a body region and first and second diffused electrodes. The cell has a differential storage capacitor having at least one node abutting and in electrical contact with one of the first and second diffused electrodes of each of the transfer devices. The storage capacitor has a primary capacitance and a plurality of inherent capacitances, wherein the primary capacitance has a capaictive value that is at least approximately five times greater than that of the plurality of inherent capacitances.Type: GrantFiled: August 26, 2002Date of Patent: May 3, 2005Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, David M. Fried, Edward J. Nowak, Beth Ann Rainey
-
Patent number: 6864136Abstract: A memory cell that has first and second fully depleted transfer devices each having a body region and first and second diffused electrodes. The cell has a differential storage capacitor having at least one node abutting and in electrical contact with one of the first and second diffused electrodes of each of the transfer devices. The storage capacitor has a primary capacitance and a plurality of inherent capacitances, wherein the primary capacitance has a capaictive value that is at least approximately five times greater than that of the plurality of inherent capacitances.Type: GrantFiled: December 11, 2003Date of Patent: March 8, 2005Assignee: International Business Machines CorporationInventors: Jeffrey S. Brown, David M. Fried, Edward J. Nowak, Beth Ann Rainey
-
Patent number: 6849884Abstract: A method and structure for a transistor that includes an insulator and a silicon structure on the insulator. The silicon structure includes a central portion and Fins extending from ends of the central portion. A first gate is positioned on a first side of the central portion of the silicon structure. A strain-producing layer could be between the first gate and the first side of the central portion of the silicon structure and a second gate is on a second side of the central portion of the silicon structure.Type: GrantFiled: May 16, 2003Date of Patent: February 1, 2005Assignee: International Business Machines CorporationInventors: William F. Clark, David M. Fried, Louis D. Lanzerotti, Edward J. Nowak
-
Publication number: 20040222466Abstract: An asymmetric field effect transistor (FET) that has a threshold voltage that is compatible with current CMOS circuit designs and a low resistive gate electrode is provided. Specifically, the asymmetric FET includes a p-type gate portion and an n-type gate portion on a vertical semiconductor body; an interconnect between the p-type gate portion and the n-type gate portion; and a planarizing structure above the interconnect.Type: ApplicationFiled: June 16, 2004Publication date: November 11, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David M. Fried, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6815277Abstract: The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.Type: GrantFiled: August 21, 2003Date of Patent: November 9, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 6812075Abstract: A vertically oriented FET having a self-aligned dog-bone structure as well as a method for fabricating the same are provided. Specifically, the vertically oriented FET includes a channel region, a source region and a drain region. The channel region has a first horizontal width and the source and drain regions having a second horizontal width that is greater than the first horizontal width. Each of the source and drain regions have tapered portions abutting the channel region with a horizontal width that varies in a substantially linear manner from the first horizontal width to the second horizontal width.Type: GrantFiled: May 2, 2003Date of Patent: November 2, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Timothy J. Hoague, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6800905Abstract: An asymmetric field effect transistor (FET) that has a threshold voltage that is compatible with current CMOS circuit designs and a low-resistance gate electrode is provided. Specifically, the asymmetric FET includes a p-type gate portion and an n-type gate portion on a vertical semiconductor body; an interconnect between the p-type gate portion and the n-type gate portion; and a planarizing structure above the interconnect.Type: GrantFiled: December 14, 2001Date of Patent: October 5, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak, Jed H. Rankin
-
Publication number: 20040159910Abstract: A method of forming a Fin structure including a resistor present in the thin vertically oriented semiconductor body is provided. The method includes the steps of forming at least one vertically-oriented semiconductor body having exposed vertical surfaces on a substrate; implanting dopant ions into the exposed vertical surfaces of the at least one semiconductor body off-axis at a concentration and energy sufficient to penetrate into the exposed vertical surfaces of the at least one semiconductor body without saturation; and forming contacts to the at least one semiconductor body. The present invention is directed to a Fin structure which includes a resistor present within the thin vertically oriented semiconductor body.Type: ApplicationFiled: February 9, 2004Publication date: August 19, 2004Applicant: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Publication number: 20040161898Abstract: The present invention provides a dual gate transistor and a method for forming the same that results in improved device performance and density. The present invention uses a double gate design to implement a dual gate transistor. A double gate is a gate which is formed on both sides of the transistor body. The present invention thus provides a transistor with two double gates in series that provide improved current control over traditional dual gate designs. The preferred embodiment of the present invention uses a fin type body with dual double-gates. In a fin type structure, the double gates are formed on each side of a thin fin shaped body, with the body being disposed horizontally between the gates.Type: ApplicationFiled: February 17, 2004Publication date: August 19, 2004Inventors: David M. Fried, Edward J. Nowak
-
Patent number: 6767793Abstract: A method and structure for a transistor that includes an insulator and a silicon structure on the insulator. The silicon structure includes a central portion and Fins extending from ends of the central portion. A first gate is positioned on a first side of the central portion of the silicon structure. A strain-producing layer could be between the first gate and the first side of the central portion of the silicon structure and a second gate is on a second side of the central portion of the silicon structure.Type: GrantFiled: April 2, 2003Date of Patent: July 27, 2004Assignee: International Business Machines CorporationInventors: William F. Clark, David M. Fried, Louis D. Lanzerotti, Edward J. Nowak
-
Publication number: 20040126969Abstract: A memory cell that has first and second fully depleted transfer devices each having a body region and first and second diffused electrodes. The cell has a differential storage capacitor having at least one node abutting and in electrical contact with one of the first and second diffused electrodes of each of the transfer devices. The storage capacitor has a primary capacitance and a plurality of inherent capacitances, wherein the primary capacitance has a capaictive value that is at least approximately five times greater than that of the plurality of inherent capacitances.Type: ApplicationFiled: December 11, 2003Publication date: July 1, 2004Inventors: Jeffrey S. Brown, David M. Fried, Edward J. Nowak, Beth Ann Rainey
-
Patent number: 6750487Abstract: The present invention provides a dual gate transistor and a method for forming the same that results in improved device performance and density. The present invention uses a double gate design to implement a dual gate transistor. A double gate is a gate which is formed on both sides of the transistor body. The present invention thus provides a transistor with two double gates in series that provide improved current control over traditional dual gate designs. The preferred embodiment of the present invention uses a fin type body with dual double-gates. In a fin type structure, the double gates are formed on each side of a thin fin shaped body, with the body being disposed horizontally between the gates.Type: GrantFiled: April 11, 2002Date of Patent: June 15, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Patent number: 6720231Abstract: A method of forming a Fin structure including a resistor present in the thin vertically oriented semiconductor body is provided. The method includes the steps of forming at least one vertically-oriented semiconductor body having exposed vertical surfaces on a substrate; implanting dopant ions into the exposed vertical surfaces of the at least one semiconductor body off-axis at a concentration and energy sufficient to penetrate into the exposed vertical surfaces of the at least one semiconductor body without saturation; and forming contacts to the at least one semiconductor body. The present invention is directed to a Fin structure which includes a resistor present within the thin vertically oriented semiconductor body.Type: GrantFiled: January 28, 2002Date of Patent: April 13, 2004Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak
-
Publication number: 20040038464Abstract: The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.Type: ApplicationFiled: August 21, 2003Publication date: February 26, 2004Inventors: David M. Fried, Edward J. Nowak
-
Publication number: 20040036118Abstract: The present invention provides methods for fabrication of fin-type field effect transistors (FinFETs) and thick-body devices on the same chip using common masks and steps to achieve greater efficiency than prior methods. The reduction in the number of masks and steps is achieved by using common masks and steps with several scaling strategies. In one embodiment, the structure normally associated with a FinFET is created on the side of a thick silicon mesa, the bulk of which is doped to connect with a body contact on the opposite side of the mesa. The invention also includes FinFETs, thick-body devices, and chips fabricated by the methods.Type: ApplicationFiled: August 26, 2002Publication date: February 26, 2004Applicant: International Business Machines CorporationInventors: Wagdi W. Abadeer, Jeffrey S. Brown, David M. Fried, Robert J. Gauthler, Edward J. Nowak, Jed H. Rankin, William R. Tonti
-
Publication number: 20040036095Abstract: A memory cell that has first and second fully depleted transfer devices each having a body region and first and second diffused electrodes. The cell has a differential storage capacitor having at least one node abutting and in electrical contact with one of the first and second diffused electrodes of each of the transfer devices. The storage capacitor has a primary capacitance and a plurality of inherent capacitances, wherein the primary capacitance has a capaictive value that is at least approximately five times greater than that of the plurality of inherent capacitances.Type: ApplicationFiled: August 26, 2002Publication date: February 26, 2004Applicant: International Business Machines CorporationInventors: Jeffrey S. Brown, David M. Fried, Edward J. Nowak, Beth Ann Rainey
-
Publication number: 20040007738Abstract: A vertically oriented FET having a self-aligned dog-bone structure as well as a method for fabricating the same are provided. Specifically, the vertically oriented FET includes a channel region, a source region and a drain region. The channel region has a first horizontal width and the source and drain regions having a second horizontal width that is greater than the first horizontal width. Each of the source and drain regions have tapered portions abutting the channel region with a horizontal width that varies in a substantially linear manner from the first horizontal width to the second horizontal width.Type: ApplicationFiled: May 2, 2003Publication date: January 15, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David M. Fried, Timothy J. Hoague, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6664582Abstract: The present invention provides a memory cell and method for forming the same that results in improved cell density without overly increasing fabrication cost and complexity. The preferred embodiment of the present invention provides a fin design to form the memory cell. Specifically, a fin Field Effect Transistor (FET) is formed to provide the access transistor, and a fin capacitor is formed to provide the storage capacitor. By forming the memory cell with a fin FET and fin capacitor, the memory cell density can be greatly increased over traditional planar capacitor designs. Additionally, the memory cell can be formed with significantly less process cost and complexity than traditional deep trench capacitor designs.Type: GrantFiled: April 12, 2002Date of Patent: December 16, 2003Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak, Beth Ann Rainey
-
Patent number: 6662350Abstract: A method and system for generating a set of FinFET shapes. The method and system locate a gate in an FET layout. The set of FinFET shapes is generated coincident with the gate. The method and system can further create a FinFET layout by modifying the FET layout to include the set of FinFET shapes.Type: GrantFiled: January 28, 2002Date of Patent: December 9, 2003Assignee: International Business Machines CorporationInventors: David M. Fried, William C. Leipold, Edward J. Nowak
-
Patent number: 6657259Abstract: The present invention provides FinFETs on the same substrate utilizing various crystal planes for FET current channels in order to optimize mobility and/or to reduce mobility. An embodiment of the present invention provides a substrate having a surface oriented on a first crystal plane that enables subsequent crystal planes for channels to be utilized. A first transistor is also provided having a first fin body. The first fin body has a sidewall forming a first channel, the sidewall oriented on a second crystal plane to provide a first carrier mobility. A second transistor is also provided having a second fin body. The second fin body has a sidewall forming a second channel, the sidewall oriented on a third crystal plane to provide a second carrier mobility that is different from the first carrier mobility.Type: GrantFiled: December 4, 2001Date of Patent: December 2, 2003Assignee: International Business Machines CorporationInventors: David M. Fried, Edward J. Nowak