Patents by Inventor Emanuele Confalonieri
Emanuele Confalonieri has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230096375Abstract: A memory controller can include a front end portion configured to interface with a host, a central controller portion configured to manage data, a back end portion configured to interface with memory devices. The memory controller can manage memory devices according to different protocols. For a first protocol, the memory device performs error correction operations and for a second protocol, the memory controller performs error correction operations. For the first protocol, error correction information, error detection information, and/or metadata is exchanged between the memory devices and the memory controller via data pins. For the second protocol, error correction information, error detection information, and/or metadata is exchanged between the memory devices and the memory controller via data mask inversion pins. The second protocol can have some features disabled that are enabled according to the first protocol, such as low-power features.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Inventors: Emanuele Confalonieri, Paolo Amato, Marco Sforzin, Danilo Caraccio, Daniele Balluchi
-
Publication number: 20230062130Abstract: Systems, apparatuses, and methods related to access request management using sub-commands. Access requests received from a host system can be managed using a respective set of sub-commands corresponding to each access request and whose status can be tracked. Tracking how far access requests are processed at a fine granularity (of sub-commands) can provide efficient management of the access requests that can reduce a gap latency in processing multiple access requests.Type: ApplicationFiled: August 24, 2022Publication date: March 2, 2023Inventors: Simone Corbetta, Antonino Caprì, Emanuele Confalonieri
-
Patent number: 11550678Abstract: The present disclosure includes apparatuses and methods related to hybrid memory management. An example apparatus can include a first memory array, a number of second memory arrays, and a controller coupled to the first memory array and the number of second memory arrays configured to execute a write operation, wherein execution of the write operation writes data to the first memory array starting at a location indicated by a write cursor, and place the write cursor at an updated location in the first memory array upon completing execution of the write operation, wherein the updated location is a next available location in the first memory array.Type: GrantFiled: March 19, 2021Date of Patent: January 10, 2023Assignee: Micron Technology, Inc.Inventors: Marco Dallabora, Emanuele Confalonieri, Paolo Amato, Daniele Balluchi, Danilo Caraccio
-
Publication number: 20220374150Abstract: Systems, apparatuses, and methods related to an adjustable timer component are described. A memory device includes, a memory controller coupled to the memory device comprising an adjustable timer component. The adjustable timer component is configured to receive a timer generation request and, responsive to receiving the request, store in a cache an active timer entry corresponding to a particular first address, generate a timer corresponding to an active timer entry and the particular first address, and monitor the timer to determine when the timer expires. Responsive to the expiration of the timer, dequeue the timer entry and invalidate the timer entry stored in the cache. The memory device can also include command logic configured to, prior to issuing a second command, query the cache of the adjustable timer component to determine if the cache includes an active timer entry corresponding to the particular second address.Type: ApplicationFiled: May 19, 2022Publication date: November 24, 2022Inventors: Antonino Caprì, Emanuele Confalonieri, Simone Corbetta, Michela Spagnolo
-
Patent number: 11488681Abstract: An example apparatus includes a memory comprising a plurality of managed units corresponding to respective groups of resistance variable memory cells and a controller coupled to the memory. The controller is configured to cause performance of a cleaning operation on a selected group of the memory cells and generation of error correction code (ECC) parity data. The controller may be further configured to cause performance of a write operation on the selected group of cells to write an inverted state of at least one data value to the selected group of cells and write an inverted state of at least one of the ECC parity data to the selected group of cells.Type: GrantFiled: February 8, 2021Date of Patent: November 1, 2022Assignee: Micron Technology, Inc.Inventors: Paolo Amato, Marco Dallabora, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri
-
Publication number: 20220326874Abstract: Systems, apparatuses, and methods related to a controller for managing metrics and telemetry are described. A controller includes a front end portion, a central controller portion, a back end portion, and a management unit. The central controller portion can include a cache to store data associated with the performance of the memory operations, metric logic configured to collect metrics related to performance of the memory operations, load telemetry logic configured to collect load telemetry associated with performance of the memory operations within a threshold time, and a storage area to store the collected metrics and the collected load telemetry. The management unit memory of the controller can store metrics and load telemetry associatAND ed with monitoring the characteristics of the memory controller, and based on the stored metrics and load telemetry, alter at least one characteristic of the computing system.Type: ApplicationFiled: March 4, 2022Publication date: October 13, 2022Inventors: Nicola Del Gatto, Federica Cresci, Emanuele Confalonieri
-
Publication number: 20220261363Abstract: Systems, apparatuses, and methods related to a controller for managing multiple types of memory are described. A controller includes a front end portion, a central controller portion, a back end portion, and a management unit can manage a first type of memory device that operates according to a first set of timing characteristics and a second type of memory device that operates according to a second set of timing characteristics. The central controller portion is configured to cause performance of a memory operation and comprises a cache memory to buffer data associated performance of the memory operation, a security component configured to encrypt the data before storing the data in the first type of memory device or the second type of memory device, and error correction code (ECC) circuitry to ECC encode and ECC decode the data.Type: ApplicationFiled: February 16, 2022Publication date: August 18, 2022Inventors: Emanuele Confalonieri, Daniele Balluchi, Paolo Amato, Danilo Caraccio, Marco Sforzin
-
Patent number: 11379139Abstract: Various embodiments comprise apparatuses and methods including a method of reconfiguring partitions in a memory device as directed by a host. The method includes managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set, and mapping portions of a second memory having the attribute enhanced set through a second interface controller. Additional apparatuses and methods are described.Type: GrantFiled: September 14, 2020Date of Patent: July 5, 2022Assignee: Micron Technology, Inc.Inventors: Danilo Caraccio, Emanuele Confalonieri, Federico Tiziani
-
Patent number: 11340808Abstract: An example apparatus includes a hybrid memory system to couple to a host and a controller coupled to the hybrid memory system. The controller may be configured to assign a sensitivity to a command and cause the command to be selectively diverted to the hybrid memory system based, at least in part, on the assigned sensitivity.Type: GrantFiled: June 2, 2020Date of Patent: May 24, 2022Assignee: Micron Technology, Inc.Inventors: Danilo Caraccio, Emanuele Confalonieri, Marco Dallabora, Roberto Izzi, Paolo Amato, Daniele Balluchi, Luca Porzio
-
Publication number: 20220155997Abstract: Methods, systems, and devices for managed memory systems with multiple priority queues are described. Memory access commands may be received from a host and stored in a command queue. First and second subsets of the commands, respectively associated with first and second priorities, may be determined. The first and second subsets may be routed from the command queue to first and second queues, respectively. The first and second subsets may be processed from the first and second queues to third and fourth queues, respectively, at a storage controller, according to first and second processes that may be run concurrently according to parameters for prioritization between the first and second priorities. Data associated with the commands may be received from the host, temporarily stored in a buffer, then moved to a storage memory (for write commands) or retrieved from the storage memory, temporarily stored in the buffer, then transmitted to the host (for read commands).Type: ApplicationFiled: November 18, 2020Publication date: May 19, 2022Inventors: Nicola Del Gatto, Massimiliano Patriarca, Antonino Caprì, Emanuele Confalonieri, Angelo Alberto Rovelli
-
Patent number: 11327892Abstract: An example apparatus comprises a hybrid memory system and a controller coupled to the hybrid memory system. The controller may be configured to cause data to be selectively stored in the hybrid memory system responsive to a determination that an exception involving the data has occurred.Type: GrantFiled: June 5, 2020Date of Patent: May 10, 2022Assignee: Micron Technology, Inc.Inventors: Danilo Caraccio, Emanuele Confalonieri, Marco Dallabora, Roberto Izzi, Paolo Amato, Daniele Balluchi, Luca Porzio
-
Publication number: 20220107735Abstract: The present disclosure includes apparatuses and methods related to memory operations on data. An example method can include executing an operation by writing a first managed unit to a second managed unit, and placing the first managed unit in a free state, wherein the first managed unit is located at a particular distance from the second managed unit.Type: ApplicationFiled: December 15, 2021Publication date: April 7, 2022Inventors: Paolo Amato, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri, Marco Dallabora
-
Patent number: 11209986Abstract: The present disclosure includes apparatuses and methods related to memory operations on data. An example method can include executing an operation by writing a first managed unit to a second managed unit, and placing the first managed unit in a free state, wherein the first managed unit is located at a particular distance from the second managed unit.Type: GrantFiled: August 15, 2019Date of Patent: December 28, 2021Assignee: Micron Technology, Inc.Inventors: Paolo Amato, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri, Marco Dallabora
-
Patent number: 11132311Abstract: The present disclosure includes an interface for memory having a cache and multiple independent arrays. An embodiment includes a memory device having a cache and a plurality independent memory arrays, a controller, and an interface configured to communicate a plurality of commands from the controller to the memory device, wherein the interface includes a pin configured to activate upon a first one of the plurality of commands being received by the memory device and deactivate once all of the plurality of commands have been executed by the memory device.Type: GrantFiled: December 4, 2019Date of Patent: September 28, 2021Assignee: Micron Technology, Inc.Inventors: Dionisio Minopoli, Gianfranco Ferrante, Antonino Caprí, Emanuele Confalonieri, Daniele Balluchi
-
Publication number: 20210208988Abstract: The present disclosure includes apparatuses and methods related to hybrid memory management. An example apparatus can include a first memory array, a number of second memory arrays, and a controller coupled to the first memory array and the number of second memory arrays configured to execute a write operation, wherein execution of the write operation writes data to the first memory array starting at a location indicated by a write cursor, and place the write cursor at an updated location in the first memory array upon completing execution of the write operation, wherein the updated location is a next available location in the first memory array.Type: ApplicationFiled: March 19, 2021Publication date: July 8, 2021Inventors: Marco Dallabora, Emanuele Confalonieri, Paolo Amato, Daniele Balluchi, Danilo Caraccio
-
Publication number: 20210166775Abstract: An example apparatus includes a memory comprising a plurality of managed units corresponding to respective groups of resistance variable memory cells and a controller coupled to the memory. The controller is configured to cause performance of a cleaning operation on a selected group of the memory cells and generation of error correction code (ECC) parity data. The controller may be further configured to cause performance of a write operation on the selected group of cells to write an inverted state of at least one data value to the selected group of cells and write an inverted state of at least one of the ECC parity data to the selected group of cells.Type: ApplicationFiled: February 8, 2021Publication date: June 3, 2021Inventors: Paolo Amato, Marco Dallabora, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri
-
Patent number: 10956290Abstract: The present disclosure includes apparatuses and methods related to hybrid memory management. An example apparatus can include a first memory array, a number of second memory arrays, and a controller coupled to the first memory array and the number of second memory arrays configured to execute a write operation, wherein execution of the write operation writes data to the first memory array starting at a location indicated by a write cursor, and place the write cursor at an updated location in the first memory array upon completing execution of the write operation, wherein the updated location is a next available location in the first memory array.Type: GrantFiled: December 10, 2018Date of Patent: March 23, 2021Assignee: Micron Technology, Inc.Inventors: Marco Dallabora, Emanuele Confalonieri, Paolo Amato, Daniele Balluchi, Danilo Caraccio
-
Patent number: 10943659Abstract: The present disclosure includes apparatuses, and methods for data state synchronization. An example apparatus includes performing a write operation to store a data pattern in a group of resistance variable memory cells corresponding to a selected managed unit having a first status, updating a status of the selected managed unit from the first status to a second status responsive to performing the write operation, and providing data state synchronization for a subsequent write operation performed on the group by placing all of the variable resistance memory cells of the group in a same state prior to performing the subsequent write operation to store another data pattern in the group of resistance variable memory cells.Type: GrantFiled: January 16, 2020Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Marco Dallabora, Paolo Amato, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri
-
Publication number: 20210064261Abstract: Various embodiments comprise apparatuses and methods including a method of reconfiguring partitions in a memory device as directed by a host. The method includes managing commands through a first interface controller to mapped portions of a first memory not having an attribute enhanced set, and mapping portions of a second memory having the attribute enhanced set through a second interface controller. Additional apparatuses and methods are described.Type: ApplicationFiled: September 14, 2020Publication date: March 4, 2021Inventors: Danilo Caraccio, Emanuele Confalonieri, Federico Tiziani
-
Patent number: 10916324Abstract: An example apparatus includes a memory comprising a plurality of managed units corresponding to respective groups of resistance variable memory cells and a controller coupled to the memory. The controller is configured to cause performance of a cleaning operation on a selected group of the memory cells and generation of error correction code (ECC) parity data. The controller may be further configured to cause performance of a write operation on the selected group of cells to write an inverted state of at least one data value to the selected group of cells and write an inverted state of at least one of the ECC parity data to the selected group of cells.Type: GrantFiled: September 11, 2018Date of Patent: February 9, 2021Assignee: Micron Technology, Inc.Inventors: Paolo Amato, Marco Dallabora, Daniele Balluchi, Danilo Caraccio, Emanuele Confalonieri