Abstract: An electrical system includes: 1) a buck converter; 2) a battery coupled to an input of the buck converter; and 3) a load coupled to an output of the buck converter. The buck converter includes a high-side switch, a low-side switch, and regulation loop circuitry coupled to the high-side switch and the low-side switch. The regulation loop circuitry includes: 1) a main comparator; 2) a bias current source coupled to the main comparator and configured to provide a bias current to the main comparator; and 3) a dynamic biasing circuit coupled to the main comparator and configured to add a supplemental bias current to the bias current in 100% mode of the buck converter. The supplemental bias current varies depending on an input voltage (VIN) and an output voltage (VOUT) of the buck converter.

Abstract: In an example, a dual-phase inverting buck-boost power converter for use with at least first and second energy storage elements includes an inverting buck-boost power converter and an inverting boost converter. In an example, the inverting buck-boost power converter is coupled between an input node and an output node of the dual-phase inverting buck-boost power converter and includes a first plurality of switches operable to couple to the first energy storage element, wherein the inverting buck-boost power converter is operable to supply a first load current. In an example, the inverting boost converter is coupled in parallel with the inverting buck-boost power converter between the input node and the output node of the dual-phase inverting buck-boost power converter and includes a second plurality of switches operable to couple to the first and the second energy storage elements, wherein the inverting boost converter is operable to supply a second load current.

Abstract: A DCDC converter includes a transconductance amplifier, a comparator, a current driving component, an output impedance, a switch, a clamp resistor and a p-channel FET. The transconductance amplifier outputs a transconductance current and a switch control signal. The comparator has a two n-channel FET inputs forming a differential pair and outputs a compared signal. The current driving component generates an output current based on the compared signal. The output impedance component generates an output DC voltage based on the output current. The switch is between the two n-channel FETs and can open and close based on the switch control signal. The clamp resistor is arranged in series with the switch. The p-channel FET is in series with the clamp resistor and is controlled by the output DC voltage.

Abstract: Disclosed examples include inverting buck-boost DC-DC converter circuits with a switching circuit to alternate between first and second buck mode phases for buck operation in a first mode, including connecting an inductor and a capacitor in series between an input node and a reference node to charge the inductor and the capacitor in the first buck mode phase, and connecting the inductor and the capacitor in parallel between an output node and the reference node to discharge the inductor and the capacitor to the output node.

Abstract: In an example, a dual-phase inverting buck-boost power converter for use with at least first and second energy storage elements includes an inverting buck-boost power converter and an inverting boost converter. In an example, the inverting buck-boost power converter is coupled between an input node and an output node of the dual-phase inverting buck-boost power converter and includes a first plurality of switches operable to couple to the first energy storage element, wherein the inverting buck-boost power converter is operable to supply a first load current. In an example, the inverting boost converter is coupled in parallel with the inverting buck-boost power converter between the input node and the output node of the dual-phase inverting buck-boost power converter and includes a second plurality of switches operable to couple to the first and the second energy storage elements, wherein the inverting boost converter is operable to supply a second load current.

Abstract: A controller for a DC-DC converter includes a state machine and a plurality of drivers for controlling switches in the DC-DC converter, where each state in the state machine determines a state of the drivers, and a plurality of timers, where each state in the state machine, other than a passive state, has an associated timer for the state of the drivers.

Abstract: Disclosed examples include inverting buck-boost DC-DC converter circuits with a switching circuit to alternate between first and second buck mode phases for buck operation in a first mode, including connecting an inductor and a capacitor in series between an input node and a reference node to charge the inductor and the capacitor in the first buck mode phase, and connecting the inductor and the capacitor in parallel between an output node and the reference node to discharge the inductor and the capacitor to the output node.

Abstract: A controller for a DC-DC converter includes a state machine and a plurality of drivers for controlling switches in the DC-DC converter, where each state in the state machine determines a state of the drivers, and a plurality of timers, where each state in the state machine, other than a passive state, has an associated timer for the state of the drivers.

Abstract: An inverting buck voltage converter constructed of a switched-mode hybrid topology, with a capacitive input stage and an inductive output stage. The input stage operates as a charge pump to charge a flying capacitor connected in series with an inductor in the output stage. Clock circuitry generates first and second non-overlapping clock phases. In the second clock phase, the flying capacitor is charged to the input voltage, with a flying node between the flying capacitor and the output inductor connected at ground through a rectifier, while in the first clock phase, the flying capacitor supports the inductor current. The arrangement of the flying capacitor and inductor is such that the voltage appearing at the output terminal is inverted from the input voltage. Continuous output current is provided. Current limiting techniques protect the flying capacitor from overcurrent conditions.

Abstract: An inverting buck voltage converter constructed of a switched-mode hybrid topology, with a capacitive input stage and an inductive output stage. The input stage operates as a charge pump to charge a flying capacitor connected in series with an inductor in the output stage. Clock circuitry generates first and second non-overlapping clock phases. In the second clock phase, the flying capacitor is charged to the input voltage, with a flying node between the flying capacitor and the output inductor connected at ground through a rectifier, while in the first clock phase, the flying capacitor supports the inductor current. The arrangement of the flying capacitor and inductor is such that the voltage appearing at the output terminal is inverted from the input voltage. Continuous output current is provided. Current limiting techniques protect the flying capacitor from overcurrent conditions.

Abstract: In a switched mode inductive DCDC converter having a first mode that conducts a first current path through an inductor and through a first switch, and a second mode that conducts a second current path through the inductor and through a second switch, a detecting component detects a parameter. The detecting component outputs a biasing signal extend the turn OFF time of one of the switches in order to decrease a voltage build up on the other switch.

Abstract: A DCDC converter includes a transconductance amplifier, a comparator, a current driving component, an output impedance, a switch, a clamp resistor and a p-channel FET. The transconductance amplifier outputs a transconductance current and a switch control signal. The comparator has a two n-channel FET inputs forming a differential pair and outputs a compared signal. The current driving component generates an output current based on the compared signal. The output impedance component generates an output DC voltage based on the output current. The switch is between the two n-channel FETs and can open and close based on the switch control signal. The clamp resistor is arranged in series with the switch. The p-channel FET is in series with the clamp resistor and is controlled by the output DC voltage.

Abstract: A DCDC converter includes a transconductance amplifier, a comparator, a current driving component, an output impedance, a switch, a clamp resistor and a p-channel FET. The transconductance amplifier outputs a transconductance current and a switch control signal. The comparator has a two n-channel FET inputs forming a differential pair and outputs a compared signal. The current driving component generates an output current based on the compared signal. The output impedance component generates an output DC voltage based on the output current. The switch is between the two n-channel FETs and can open and close based on the switch control signal. The clamp resistor is arranged in series with the switch. The p-channel FET is in series with the clamp resistor and is controlled by the output DC voltage.

Abstract: A DCDC converter includes a controller, an up/down counter, a first power stage and a second power stage. The controller generates an up/down control signal. The up/down counter generates a first power stage control signal and a second power stage control signal based on the up/down control signal. The first power stage generates a first output current at a first phase and at a first voltage based on the first power stage control signal. The second power stage generates a second output current at a second phase based on the second power stage control signal. The up/down counter modifies the first power stage control signal to control the first power stage such that the first output current attenuates from a first power stage output to a secondary first power stage output. The controller can further output a control signal to modify the first voltage of the first power stage.

Abstract: In a switched mode inductive DCDC converter having a first mode that conducts a first current path through an inductor and through a first switch, and a second mode that conducts a second current path through the inductor and through a second switch, a detecting component detects a parameter. The detecting component outputs a biasing signal extend the turn OFF time of one of the switches in order to decrease a voltage build up on the other switch.

Abstract: In a switched mode inductive DCDC converter having a first mode that conducts a first current path through an inductor and through a first switch, and a second mode that conducts a second current path through the inductor and through a second switch, a detecting component detects a parameter. The detecting component outputs a biasing signal extend the turn OFF time of one of the switches in order to decrease a voltage build up on the other switch.

Abstract: A DCDC converter includes a controller, an up/down counter, a first power stage and a second power stage. The controller generates an up/down control signal. The up/down counter generates a first power stage control signal and a second power stage control signal based on the up/down control signal. The first power stage generates a first output current at a first phase and at a first voltage based an the first power stage control signal. The second power stage generates a second output current at a second phase based on the second power stage control signal. The up/down counter modifies the first power stage control signal to control the first power stage such that the first output current attenuates from a first power stage output to a secondary first power stage output.

Abstract: A DCDC converter includes a transconductance amplifier, a comparator, a current driving component, an output impedance, a switch, a clamp resistor and a p-channel FET. The transconductance amplifier outputs a transconductance current and a switch control signal. The comparator has a two n-channel FET inputs forming a differential pair and outputs a compared signal. The current driving component generates an output current based on the compared signal. The output impedance component generates an output DC voltage based on the output current. The switch is between the two n-channel FETs and can open and close based on the switch control signal. The clamp resistor is arranged in series with the switch. The p-channel FET is in series with the clamp resistor and is controlled by the output DC voltage.

Abstract: In a switched mode inductive DCDC converter having a first mode that conducts a first current path through an inductor and through a first switch, and a second mode that conducts a second current path through the inductor and through a second switch, a detecting component detects a parameter. The detecting component outputs a biasing signal extend the turn OFF time of one of the switches in order to decrease a voltage build up on the other switch.

Abstract: A system for recovering energy from a sensor couples a battery to an inductive device in the sensor for a period of time, such that a current flows through the inductive device from the battery during the time period. The connections of the inductive device are then reversed for a second period of time. During the second time period, a current flow resulting from energy stored in the inductor is allowed to flow back to the battery, such that a portion of the energy from the inductor recharges the battery during the second period of time.