Patents by Inventor Ezra D. B. Hall
Ezra D. B. Hall has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11366154Abstract: An integrated circuit (IC) includes functional logic therein that can be enabled by application of a predefined thermal cycle. The IC includes an enabling fuse operatively coupled to the functional logic, the functional logic being disabled unless enabled by activation of the enabling fuse. A set of thermal sensors are arranged in a physically distributed manner through at least a portion of the IC. A test control macro operatively couples to the set of thermal sensors and the enabling fuse for activating the enabling fuse to enable the functional logic in response to application of a thermal cycle that causes the set of thermal sensors to sequentially experience a thermal condition matching a thermal sequence enabling test. A related method and system for applying the predefined thermal cycle are also provided.Type: GrantFiled: July 31, 2019Date of Patent: June 21, 2022Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Sebastian T. Ventrone, Richard S. Graf, Ezra D. B. Hall, Jack R. Smith
-
Publication number: 20210124272Abstract: Embodiments of the present disclosure provide an apparatus including mask pattern formed on a mask substrate. A plurality of spatial radiation modulators may be vertically displaced from the mask pattern, and distributed across a two-dimensional area. Each of the plurality of spatial radiation modulators may be adjustable between a first transparent state and a second transparent state to control whether radiation transmitted through the mask pattern passes through each of the plurality of spatial radiation modulators.Type: ApplicationFiled: October 23, 2019Publication date: April 29, 2021Inventors: Ezra D.B. Hall, Jed H. Rankin, Alok Vaid
-
Patent number: 10976666Abstract: Embodiments of the present disclosure provide an apparatus including mask pattern formed on a mask substrate. A plurality of spatial radiation modulators may be vertically displaced from the mask pattern, and distributed across a two-dimensional area. Each of the plurality of spatial radiation modulators may be adjustable between a first transparent state and a second transparent state to control whether radiation transmitted through the mask pattern passes through each of the plurality of spatial radiation modulators.Type: GrantFiled: October 23, 2019Date of Patent: April 13, 2021Assignee: GLOBALFOUNDRIES U.S. INC.Inventors: Ezra D. B. Hall, Jed H. Rankin, Alok Vaid
-
Publication number: 20210033660Abstract: An integrated circuit (IC) includes functional logic therein that can be enabled by application of a predefined thermal cycle. The IC includes an enabling fuse operatively coupled to the functional logic, the functional logic being disabled unless enabled by activation of the enabling fuse. A set of thermal sensors are arranged in a physically distributed manner through at least a portion of the IC. A test control macro operatively couples to the set of thermal sensors and the enabling fuse for activating the enabling fuse to enable the functional logic in response to application of a thermal cycle that causes the set of thermal sensors to sequentially experience a thermal condition matching a thermal sequence enabling test. A related method and system for applying the predefined thermal cycle are also provided.Type: ApplicationFiled: July 31, 2019Publication date: February 4, 2021Inventors: Sebastian T. Ventrone, Richard S. Graf, Ezra D. B. Hall, Jack R. Smith
-
Patent number: 10651135Abstract: Chip packages with improved tamper resistance and methods of using such chip packages to provide improved tamper resistance. A lead frame includes a die attach paddle, a plurality of outer lead fingers, and a plurality of inner lead fingers located between the outer lead fingers and the die attach paddle. A chip is attached to the die attach paddle. The chip includes a surface having an outer boundary and a plurality of bond pads arranged proximate to the outer boundary. A first plurality of wires extend from the outer lead fingers to respective locations on the surface of the chip that are interior of the outer boundary relative to the bond pads. A tamper detection circuit is coupled with the first plurality of wires. A second plurality of wires extend from the inner lead fingers to the bond pads on the chip. The second plurality of wires are located between the lead frame and the first plurality of wires.Type: GrantFiled: June 28, 2016Date of Patent: May 12, 2020Assignee: MARVELL ASIA PTE, LTD.Inventors: Richard S. Graf, Ezra D. B. Hall, Faraydon Pakbaz, Sebastian T. Ventrone
-
Patent number: 10083891Abstract: An IC chip package includes: a base substrate; an interposer substrate including a plurality of wires therein, the interposer substrate operatively coupled to the base substrate; and a processor operatively positioned on the interposer substrate. A memory is operatively positioned on the interposer substrate and operatively coupled to the processor through the interposer substrate. The memory includes: a 3D DRAM stack, a thermoelectric heat pump coupled directly to an uppermost layer of the 3D DRAM stack, and a memory controller operatively coupled to the 3D DRAM stack to control operation of the 3D DRAM stack. A temperature controller operatively coupled to the thermoelectric heat pump controls a temperature of the 3D DRAM stack using the thermoelectric heat pump. A lid may thermally couple to an uppermost surface of the processor and an uppermost surface of the thermoelectric heat pump.Type: GrantFiled: October 20, 2017Date of Patent: September 25, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Richard S. Graf, Sebastian T. Ventrone, Ezra D. B. Hall
-
Publication number: 20170373024Abstract: Chip packages with improved tamper resistance and methods of using such chip packages to provide improved tamper resistance. A lead frame includes a die attach paddle, a plurality of outer lead fingers, and a plurality of inner lead fingers located between the outer lead fingers and the die attach paddle. A chip is attached to the die attach paddle. The chip includes a surface having an outer boundary and a plurality of bond pads arranged proximate to the outer boundary. A first plurality of wires extend from the outer lead fingers to respective locations on the surface of the chip that are interior of the outer boundary relative to the bond pads. A tamper detection circuit is coupled with the first plurality of wires. A second plurality of wires extend from the inner lead fingers to the bond pads on the chip. The second plurality of wires are located between the lead frame and the first plurality of wires.Type: ApplicationFiled: June 28, 2016Publication date: December 28, 2017Inventors: Richard S. Graf, Ezra D.B. Hall, Faraydon Pakbaz, Sebastian T. Ventrone
-
Publication number: 20170255471Abstract: Various embodiments include processors for processing operations. In some cases, a processor includes: an instruction fetch component configured to fetch processing instructions; an instruction cache component connected with the instruction fetch component, configured to store the processing instructions; an execution component connected with the instruction cache component, configured to execute the processing instructions; a monitor component connected with the execution component, configured to receive execution results from the processing instructions; and a content addressable memory (CAM) component connected with the instruction fetch component and the monitor component, wherein the monitor component stores a portion of the execution results in the CAM for subsequent use in bypassing the execution component.Type: ApplicationFiled: March 7, 2016Publication date: September 7, 2017Inventors: Jack R. Smith, Sebastian T. Ventrone, Ezra D. B. Hall
-
Patent number: 9600901Abstract: Various embodiments include solutions for analyzing three-dimensional video data. Various embodiments include a system having: at least one sensor for detecting at least one of object occlusion or drift in visual data; and a digital signal processor coupled with the at least one sensor, the digital signal processor having at least one database (DB) including target template sets for analyzing both object occlusion in visual data and drift in visual data, wherein the digital signal processor is configured to switch between one of the target template sets and a distinct target template set in the at least one DB based upon detection of the at least one of object occlusion or drift in the visual data.Type: GrantFiled: December 22, 2014Date of Patent: March 21, 2017Assignee: International Business Machines CorporationInventors: Ezra D. B. Hall, Aydin Suren, Clark N. Vandam, Sebastian T. Ventrone
-
Patent number: 9472269Abstract: Methods, systems, and structures for stress balancing field effect transistors subject to bias temperature instability-caused threshold voltage shifts. A method includes characterizing fatigue of a location in a memory array by skewing a bit line voltage of the location. The method also includes determining that the location is unbalanced based on the characterizing. Further, the method includes inverting a logic state of the location. Additionally, the method includes changing a value of an inversion indicator corresponding to the location.Type: GrantFiled: February 12, 2014Date of Patent: October 18, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Igor Arsovski, Nathaniel R. Chadwick, John B. Deforge, Ezra D. B. Hall, Kirk D. Peterson
-
Publication number: 20160180543Abstract: Various embodiments include solutions for analyzing three-dimensional video data. Various embodiments include a system having: at least one sensor for detecting at least one of object occlusion or drift in visual data; and a digital signal processor coupled with the at least one sensor, the digital signal processor having at least one database (DB) including target template sets for analyzing both object occlusion in visual data and drift in visual data, wherein the digital signal processor is configured to switch between one of the target template sets and a distinct target template set in the at least one DB based upon detection of the at least one of object occlusion or drift in the visual data.Type: ApplicationFiled: December 22, 2014Publication date: June 23, 2016Inventors: Ezra D.B. Hall, Aydin Suren, Clark N. Vandam, Sebastian T. Ventrone
-
Patent number: 9299590Abstract: Various particular embodiments include a method of forming an integrated circuit (IC) device including: forming at least one thermoelectric cooling device over an upper surface of a handle wafer based upon a known location of an elevated temperature region in the IC device; forming a first oxide layer over the handle wafer covering the thermoelectric cooling device; forming a second oxide layer over a donor silicon wafer to form a donor wafer; bonding the donor wafer to the handle wafer at the first oxide layer and the second oxide layer, such that the second oxide layer contacts the first oxide layer on the handle wafer; and forming at least one semiconductor device over the donor silicon wafer side of the donor wafer, wherein the at least one thermoelectric cooling device is located proximate the at least one semiconductor device.Type: GrantFiled: June 18, 2015Date of Patent: March 29, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Richard S. Graf, Ezra D. B. Hall, Vibhor Jain, Jack R. Smith, Sebastian T. Ventrone
-
Publication number: 20150228357Abstract: Methods, systems, and structures for stress balancing field effect transistors subject to bias temperature instability-caused threshold voltage shifts. A method includes characterizing fatigue of a location in a memory array by skewing a bit line voltage of the location. The method also includes determining that the location is unbalanced based on the characterizing. Further, the method includes inverting a logic state of the location. Additionally, the method includes changing a value of an inversion indicator corresponding to the location.Type: ApplicationFiled: February 12, 2014Publication date: August 13, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Igor ARSOVSKI, Nathaniel R. CHADWICK, John B. DEFORGE, Ezra D.B. HALL, Kirk D. PETERSON
-
Patent number: 8700199Abstract: Disclosed is a resonator made up of three sections (i.e., first, second and third sections) of a semiconductor layer. The second section has an end abutting the first section, a middle portion (i.e., an inductor portion) coiled around the first section and another end abutting the third section. The first and third sections exhibit a higher capacitance to the wafer substrate than the second section. Also disclosed are a process control system and method that incorporate one or more of these resonators. Specifically, during processing by a processing tool, wireless interrogation unit(s) detect the frequency response of resonator(s) in response to an applied stimulus. The detected frequency response is measured and used as the basis for making real-time adjustments to input settings on the processing tool (e.g., as the basis for making real-time adjustments to the temperature setting(s) of an anneal chamber).Type: GrantFiled: March 21, 2011Date of Patent: April 15, 2014Assignee: International Business Machines CorporationInventors: Mete Erturk, Ezra D. B. Hall, Kirk D. Peterson
-
Publication number: 20120245724Abstract: Disclosed is a resonator made up of three sections (i.e., first, second and third sections) of a semiconductor layer. The second section has an end abutting the first section, a middle portion (i.e., an inductor portion) coiled around the first section and another end abutting the third section. The first and third sections exhibit a higher capacitance to the wafer substrate than the second section. Also disclosed are a process control system and method that incorporate one or more of these resonators. Specifically, during processing by a processing tool, wireless interrogation unit(s) detect the frequency response of resonator(s) in response to an applied stimulus. The detected frequency response is measured and used as the basis for making real-time adjustments to input settings on the processing tool (e.g., as the basis for making real-time adjustments to the temperature setting(s) of an anneal chamber).Type: ApplicationFiled: March 21, 2011Publication date: September 27, 2012Applicant: International Business Machines CorporationInventors: Mete Erturk, Ezra D.B. Hall, Kirk D. Peterson
-
Patent number: 8239811Abstract: Disclosed are embodiments of a system and a method that allow for wireless and dynamic intra-process (i.e., during and/or between process steps) measurements of integrated circuit parameters. The embodiments incorporate the use of a passive circuit, such as an inductor-capacitor-resistor (LCR) circuit resonator, that has a predetermined sensitivity to process variations in one or more physical or electrical integrated circuit parameters. The passive circuit can be wirelessly interrogated between and/or process steps. Then, the actual behavior exhibited by the passive circuit in response to the interrogation is compared to the expected behavior of an optimal circuit in the absence of process variations in order to determine the one or more parameters. Also disclosed is an embodiment of an exemplary passive circuit that can be used to implement the disclosed system and method embodiments.Type: GrantFiled: March 24, 2008Date of Patent: August 7, 2012Assignee: International Business Machines CorporationInventors: Theodoros E. Anemikos, Phillip L. Corson, Mete Erturk, Ezra D. B. Hall, Anthony J. Perri, Sebastian T. Ventrone
-
Patent number: 8130298Abstract: Disclosed are embodiments of a pixel imaging circuit that incorporates a standard photodiode. However, the imaging circuit is modified with a feedback loop to provide a first photo response over a first portion of the light sensing range (e.g., at higher light intensity range) and a second reduced-sensitivity photo response over a second portion of the light sensing range (i.e., at a lower light intensity range), thereby extending the circuits dynamic range of coverage. Also disclosed are embodiments of an associated imaging method and a design structure that is embodied in a machine readable medium and used in the imaging circuit design process.Type: GrantFiled: February 7, 2008Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventors: Phillip L. Corson, Mete Erturk, Ezra D. B. Hall, Paul A. Niekrewicz
-
Patent number: 8097474Abstract: Disclosed are embodiments of a design and manufacturing system and an associated method that allow for design analysis and for insertion, during wafer manufacture, of intra-process monitoring circuitry. These embodiments use a library of pre-qualified intra-process monitoring circuits and a cross-correlation table that links different monitoring circuits with different IC chip components. Specifically, these embodiments analyze integrated circuit chip design data to identify the components designed into the chip. Then, one or more intra-process monitoring circuits are selected from the library and the design data is modified to include the selected monitoring circuit(s).Type: GrantFiled: December 24, 2008Date of Patent: January 17, 2012Assignee: International Business Machines CorporationInventors: Theodoros Anemikos, Ezra D. B. Hall, Sebastian T. Ventrone
-
Publication number: 20110134910Abstract: A computer-implemented method and system of enabling concurrent real-time multi-language communication between multiple participants using a selective broadcast protocol, the method including receiving at a first server a real-time communication from a first participant, the real-time communication being addressed to a second participant constructed in a first spoken language. A preferred spoken language of receipt of real-time communication is identified by the second participant. A determination is made whether the preferred spoken language of receipt is different than that of the first spoken language of the real-time communication.Type: ApplicationFiled: December 8, 2009Publication date: June 9, 2011Applicant: International Business Machines CorporationInventors: Chi-Chuen Chao-Suren, Ezra D.B. Hall, Pascal A. Nsame, Ayidn Suren, Sebastien T. Ventrone
-
Patent number: 7709967Abstract: An interconnect structure, method of fabricating the interconnect structure and method of designing the interconnect structure for use in semiconductor devices. The interconnect structure includes a damascene metal wire having a pattern of dielectric filled holes.Type: GrantFiled: August 13, 2007Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Timothy G. Dunham, Ezra D. B. Hall, Howard S. Landis, Mark A. Lavin, William C. Leipold