Patents by Inventor Feng Wei
Feng Wei has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11961809Abstract: A package structure includes a first die, a second die over and electrically connected to the first die, an insulating material around the second die, a first antenna extending through the insulating material and electrically connected to the second die, the first antenna being adjacent to a first sidewall of the second die, wherein the first antenna includes a first conductive plate extending through the insulating material, and a plurality of first conductive pillars extending through the insulating material, wherein the first conductive plate is between the plurality of first conductive pillars and the first sidewall of the second die.Type: GrantFiled: May 7, 2021Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng-Wei Kuo, Wen-Shiang Liao
-
Publication number: 20240121028Abstract: The present disclosure discloses a data receiving apparatus and a data receiving method having blind deconvolution mechanism. A descrambling circuit descrambles received data according to an antenna assumption and N data position assumptions within a transmission period to generate N groups of soft-bit data. A soft-bit processing circuit retrieves bit position data to determine non-variable bit positions and variable bit positions. N circular buffers of a storage circuit store and superimpose the N groups of soft-bit data corresponding to N data position assumptions in a circular manner to generate N groups of superimposed results and keep the data corresponding to the non-variable bit positions. A post-processing circuit performs de-interleaving and decoding on the N groups of superimposed results to generate N groups of decoded results to perform redundancy check thereon. When one decoded results passes the redundancy check, the soft-bit processing circuit stops performing the blind deconvolution process.Type: ApplicationFiled: June 16, 2023Publication date: April 11, 2024Inventors: FENG-XIANG WANG, MING-YUE YOU, JYUN-WEI PU, JIA-YI ZHUANG
-
Publication number: 20240118936Abstract: In one embodiment, a method by an arbiter associated with hardware resources of a computing system includes associating with N indexed requesters requesting accesses to the hardware resources, where each of the N indexed requesters is associated with a credit counter and a weight, repeatedly granting a right to access the hardware resources to each requester that satisfies conditions in an indexing order among the N indexed requesters until none of the N indexed requesters satisfies the conditions and replenishing, upon a determination that none of the N indexed requesters satisfies the conditions, a credit counter associated with each of the N indexed requesters.Type: ApplicationFiled: March 30, 2023Publication date: April 11, 2024Inventors: Linda Cheng, Feng Wei
-
Patent number: 11953730Abstract: A semiconductor structure including a semiconductor substrate, a first patterned dielectric layer, a grating coupler and a waveguide is provided. The semiconductor substrate includes an optical reflective layer. The first patterned dielectric layer is disposed on the semiconductor substrate and covers a portion of the optical reflective layer. The grating coupler and the waveguide are disposed on the first patterned dielectric layer, wherein the grating coupler and the waveguide are located over the optical reflective layer.Type: GrantFiled: July 11, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Wei Kuo, Wen-Shiang Liao
-
Patent number: 11953725Abstract: A device includes a dielectric layer, a plurality of grating structures, and a dielectric material between the plurality of grating structures and on top of the plurality of grating structures. The grating structures are arranged on the dielectric layer and separated from each other, the plurality of grating structures each having a bottom portion and top portion, the top portion having a first width and the bottom portion having a second width, the second width being larger than the first width.Type: GrantFiled: September 1, 2021Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Wei Kuo, Chewn-Pu Jou, Hsing-Kuo Hsia
-
Patent number: 11953523Abstract: An analog front-end (AFE) circuit, configured to be coupled to a sensor having a plurality of sensing units, includes a plurality of sensing circuits and a plurality of multiplexers. Each of the plurality of multiplexers is coupled between one of the plurality of sensing units and at least two of the plurality of sensing circuits.Type: GrantFiled: November 30, 2021Date of Patent: April 9, 2024Assignee: NOVATEK Microelectronics Corp.Inventors: Tzu-Wei Lin, Hung-Kai Chen, Feng-Lin Chan
-
Patent number: 11953723Abstract: A thermally tunable waveguide including an optical waveguide and a heater is provided. The optical waveguide includes a phase shifter. The heater is disposed over the optical waveguide. The heater includes a heating portion, pad portions and tapered portions. The heating portion overlaps with the phase shifter of the optical waveguide. The pad portions are disposed aside of the heating portion. Each of the pad portions is connected to the heating portion through one of the tapered portions respectively.Type: GrantFiled: January 11, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng-Wei Kuo, Wen-Shiang Liao
-
Publication number: 20240113237Abstract: The present disclosure provides a semiconductor structure and a method of manufacturing the same. The semiconductor structure includes a sensing device, a solar cell, and an interconnecting structure. The solar cell is disposed above the sensing device and is electrically connected to the sensing device. The interconnecting structure is disposed between the sensing device and the solar cell and has a first surface facing the solar cell and a second surface facing the sensing devices. The interconnecting structure comprises a first energy storage component and a second energy storage component. The first energy storage component is disposed closer to the first surface of the interconnecting structure than the second energy storage component.Type: ApplicationFiled: January 10, 2023Publication date: April 4, 2024Inventors: FENG-CHIEN HSIEH, YUN-WEI CHENG, KUO-CHENG LEE, CHENG-MING WU, PING KUAN CHANG
-
Patent number: 11947886Abstract: A development system and a method of an offline software-in-the-loop simulation are disclosed. A common firmware architecture generates a chip control program. The common firmware architecture has an application layer and a hardware abstraction layer. The application layer has a configuration header file and a product program. A processing program required by a peripheral module is added to the hardware abstraction layer during compiling. The chip control program is provided to a controller chip or a circuit simulation software to be executed to control the product-related circuit through controlling the peripheral module.Type: GrantFiled: June 28, 2022Date of Patent: April 2, 2024Assignee: DELTA ELECTRONICS, INC.Inventors: Yu-Jen Lin, Chang-Chung Lin, Chia-Wei Chu, Terng-Wei Tsai, Feng-Hsuan Tung
-
Patent number: 11945065Abstract: A multi-axis turntable includes a base, a rocker arm and a first driving device capable of driving the rocker arm to rock around the first rotation axis on the base. A swing arm and a second driving device, which is capable of driving the swing arm to swing around the second rotation axis on the rocker arm, are provided on the rocker arm. A workbench and a third driving device for driving the workbench to rotate around the third rotation axis are provided on the swing arm. The second rotation axis and the third rotation axis are parallel to each other or on different planes. Compared with the existing double rotating shaft turntable, the multi-axis turntable of the present invention has a cutting tool system of good and stable rigidity.Type: GrantFiled: November 27, 2020Date of Patent: April 2, 2024Assignee: KEDE NUMERICAL CONTROL CO., LTD.Inventors: Hu Chen, Xin Deng, Zhihong Wei, Hongwei Sun, Yapeng Li, Haibo Zhang, Changlin Du, Cuijuan Guo, Guoshuai Zhang, Jun Wang, Feng Wang, Yinghua Li, Shaoyi Liu, Zidan Ju
-
Patent number: 11948500Abstract: A display substrate and a manufacturing method thereof, and a display device are provided. In the display substrate, each signal line includes a first conductive portion; for at least one signal line, the display substrate includes a multi-layer insulating pattern on a side of the first conductive portion of each signal line away from the base substrate, and at least one insulating pattern covers a surface of a side of the first conductive portion away from the base substrate; a first insulating pattern in the multi-layer insulating pattern includes a hollow, and an orthographic projection of the hollow on the base substrate is at least partially in a region surrounded by an orthographic projection of the first conductive portion on the base substrate; and a material of the first insulating pattern includes an organic insulating material.Type: GrantFiled: May 31, 2021Date of Patent: April 2, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Cong Liu, Binyan Wang, Tianyi Cheng, Feng Wei, Meng Li, Shiqian Dai, Kaipeng Sun
-
Patent number: 11947634Abstract: An image object classification method and system are disclosed. The method is executed by a processor coupled to a memory. The method includes: providing an image file including at least one image object, performing a process of extracting multiple binary-classified characteristics on the image object to obtain a plurality of first results independent of each other in categories, combining the plurality of first results in a manner of dimensionality reduction based on concatenation, performing a process of characteristics abstraction on the combined first results to obtain a second result, and performing a process of characteristics integration on the plurality of first results and the second result in a manner of dot product of matrices to obtain a classification result.Type: GrantFiled: September 1, 2021Date of Patent: April 2, 2024Assignee: Footprintku Inc.Inventors: Yan-Jhih Wang, Kuan-Hsiang Tseng, Jun-Qiang Wei, Shih-Feng Huang, Tzung-Pei Hong, Yi-Ting Chen
-
Publication number: 20240102958Abstract: Various example embodiments described herein relate to a sensor assembly. The sensor assembly includes a first sensor cover and a second sensor cover. The first sensor cover is disposed on a first end of the sensor assembly and the second sensor cover is disposed on a second end of the sensor assembly. The first sensor cover defines a first capillary and the second sensor cover defines a second capillary therethrough. The sensor assembly further includes a first sensing unit, a second sensing unit, and a filter. The first sensing unit and the second sensing unit are disposed between the first sensor cover and the second sensor cover. In some example embodiments, the filter is reactive to a target gas and thereby prevents an inflow of the target gas through the second capillary into the sensor assembly.Type: ApplicationFiled: November 30, 2023Publication date: March 28, 2024Inventors: Qinghui MU, Jianglin JIAN, Feng LIANG, Ling LIU, Na WEI
-
Patent number: 11942012Abstract: Embodiments of the present disclosure provide a display panel, a display device including the display panel and a method for fabricating the display panel. The display panel comprises a display area and a non-display area surrounding the display area. The display panel includes a pixel array, an edge of which defines a boundary between the display area and the non-display area, wherein the non-display area includes a first area and a second area arranged in sequence in a direction away from the pixel array; a compensation circuit configured to compensate for a parasitic capacitance of pixel in the pixel array, and including a first portion located in the first area and a second portion located in the second area; and a first shift register located in the second area. The second portion of the compensation circuit is aligned with the first shift register circuit in a circumferential direction of the pixel array.Type: GrantFiled: August 5, 2021Date of Patent: March 26, 2024Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD., BOE TECHNOLOGY GROUP CO., LTD.Inventors: Hongjun Zhou, Lili Du, Feng Wei
-
Patent number: 11942145Abstract: The present disclosure describes a method for memory cell placement. The method can include placing a memory cell region in a layout area and placing a well pick-up region and a first power supply routing region along a first side of the memory cell region. The method also includes placing a second power supply routing region and a bitline jumper routing region along a second side of the memory cell region, where the second side is on an opposite side to that of the first side. The method further includes placing a device region along the second side of the memory cell region, where the bitline jumper routing region is between the second power supply routing region and the device region.Type: GrantFiled: May 6, 2022Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Chuan Yang, Jui-Wen Chang, Feng-Ming Chang, Kian-Long Lim, Kuo-Hsiu Hsu, Lien Jung Hung, Ping-Wei Wang
-
Publication number: 20240096712Abstract: Provided is a semiconductor device includes a gate electrode, a gate dielectric layer, a channel layer, an insulating layer, a first source/drain electrode and a second source/drain electrode, a second dielectric layer, and a stop segment. The gate electrode is located within a first dielectric layer that overlies a substrate. The gate dielectric layer is located over the gate electrode. The channel layer is located on the gate dielectric layer. The insulating layer is located over the channel layer. The first source/drain electrode and the second source/drain electrode are located in the insulating layer, and connected to the channel layer. The second dielectric layer is beside one of the first source/drain electrode and the second source/drain electrode. The stop segment is embedded in the second dielectric layer.Type: ApplicationFiled: January 10, 2023Publication date: March 21, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Wei Jiang, Chieh-Fang Chen, Yen-Chung Ho, Pin-Cheng Hsu, Feng-Cheng Yang, Chung-Te Lin
-
Publication number: 20240096923Abstract: The image sensing structure includes a first semiconductor device and a second semiconductor device. The first semiconductor device includes at least one first unit. The at least one first unit includes a plurality of first interconnects adjacent to the top side of the first semiconductor device, a row selector, and an analog-to-digital converter (ADC) connected to the row selectors. The second semiconductor device includes at least one second unit. The at least one second unit includes a photodiode facing the top side of the second semiconductor device. The photodiode is configured to receive the light incident on the top side of the second semiconductor device. The top side of the first semiconductor device is bonded to the bottom side of the second semiconductor device.Type: ApplicationFiled: January 6, 2023Publication date: March 21, 2024Inventors: FENG-CHIEN HSIEH, YUN-WEI CHENG, WEI-LI HU, KUO-CHENG LEE, CHENG-MING WU
-
Patent number: 11935837Abstract: An integrated circuit package integrates a photonic die (oDie) and an electronic die (eDie). More specifically, the integrated circuit package may include a plurality of redistribution layers communicatively coupled to at least one of the oDie and/or the eDie, where molded material at least partially surrounds the at least one of the oDie and/or the eDie.Type: GrantFiled: March 30, 2022Date of Patent: March 19, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Feng Wei Kuo, Chewn-Pu Jou, Shuo-Mao Chen
-
Publication number: 20240088291Abstract: A transistor includes an insulating layer, a source region, a drain region, a channel layer, a ferroelectric layer, and a gate electrode. The source region and the drain region are respectively disposed on and in physical contact with two opposite sidewalls of the insulating layer. A thickness of the source region, a thickness of the drain region, and a thickness of the insulating layer are substantially the same. The channel layer is disposed on the insulating layer, the source region, and the drain region. The ferroelectric layer is disposed over the channel layer. The gate electrode is disposed on the ferroelectric layer.Type: ApplicationFiled: November 15, 2023Publication date: March 14, 2024Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Chang Sun, Sheng-Chih Lai, Yu-Wei Jiang, Kuo-Chang Chiang, TsuChing Yang, Feng-Cheng Yang, Chung-Te Lin
-
Patent number: 11927806Abstract: Disclosed is a system and method for communication using an efficient fiber-to-chip grating coupler with a high coupling efficiency.Type: GrantFiled: May 5, 2021Date of Patent: March 12, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Feng-Wei Kuo, Lan-Chou Cho, Huan-Neng Chen, Chewn-Pu Jou