Patents by Inventor Fook-Luen Heng
Fook-Luen Heng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8108803Abstract: A method of failure detection of an integrated circuit (IC) layout includes determining a critical path distance between a first geometric feature of the IC layout and a second geometric feature of the IC layout; and comparing the determined critical path distance to a defined minimum critical path distance between the first and second geometric features, wherein the defined minimum critical path distance corresponds to a desired electrical property of the IC layout, independent of any geometric-based ground rule minimum distance for the IC layout; identifying any determined critical path distances that are less than the defined minimum critical path distance as a design violation; and modifying the IC layout by eliminating the identified design violations.Type: GrantFiled: October 22, 2009Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Fook-Luen Heng, Xu Ouyang, Yunsheng Song, Yun-Yu Wang
-
Patent number: 8020120Abstract: A method for layout design includes steps or acts of: receiving a layout for design of an integrated circuit chip; designing mask shapes for the layout; transmitting the mask shapes to a litho simulator for generating wafer shapes; receiving the wafer shapes; calculating electrically equivalent gate lengths for the wafer shapes; analyzing the gate lengths to check for conformity against a threshold value, wherein the threshold value represents a desired value of electrically equivalent gate lengths; placing markers on the layout at those locations where the gate length violates the threshold value; and generating a histogram of gate lengths for comparing layouts for electrically equivalent gate lengths for layout quality.Type: GrantFiled: October 1, 2007Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Fook-Luen Heng, Mark A. Lavin, Jin-Fuw Lee, Thomas Ludwig, Rama Nand Sing, Fanchieh Yee
-
Publication number: 20110219344Abstract: Techniques for estimating yield of an integrated circuit design, such as a very-large-scale integration (VLSI) design, are provided. In one aspect, a method for determining a probability of failure of a VLSI query design includes the following steps. A Voronoi diagram is built comprising a set of shapes that represent the design. The Voronoi diagram is converted into a rectangular grid comprising 2t×2s rectangular cells, wherein t and s are chosen so that one rectangular cell contains from about one to about five Voronoi cells. A probability of failure is computed for each of the cells in the grid. The cells in the grid are merged pairwise. A probability of failure for the merged cells is recomputed which accounts for a spatial correlation between the cells. The pairwise merge and recompute steps are performed s+t times to determine the probability of failure of the design.Type: ApplicationFiled: March 5, 2010Publication date: September 8, 2011Applicant: International Business Machines CorporationInventors: Fook-Luen Heng, Alexey Y. Lvov, Amith Singhee
-
Publication number: 20110173577Abstract: Techniques for improving circuit design and production are provided. In one aspect, a method for virtual fabrication of a process-sensitive circuit is provided. The method comprises the following steps. Based on a physical layout diagram of the circuit, a virtual representation of the fabricated circuit is obtained that accounts for one or more variations that can occur during a circuit production process. A quality-based metric is used to project a production yield for the virtual representation of the fabricated circuit. The physical layout diagram and/or the production process are modified. The obtaining, using and modifying steps are repeated until a desired projected production yield is attained.Type: ApplicationFiled: February 1, 2008Publication date: July 14, 2011Applicant: International Business Machines CorporationInventors: Ching-Te K. Chuang, Fook-Luen Heng, Rouwaida Kanj, Keunwoo Kim, Jin-Fuw Lee, Saibal Mukhopadhyay, Sani Richard Nassif, Rama Nand Singh
-
Patent number: 7962865Abstract: A system and method of employing patterning process statistics to evaluate layouts for intersect area analysis includes applying Optical Proximity Correction (OPC) to the layout, simulating images formed by the mask and applying patterning process variation distributions to influence and determine corrective actions taken to improve and optimize the rules for compliance by the layout. The process variation distributions are mapped to an intersect area distribution by creating a histogram based upon a plurality of processes for an intersect area. The intersect area is analyzed using the histogram to provide ground rule waivers and optimization.Type: GrantFiled: July 17, 2008Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: Fook-Luen Heng, Mark Alan Lavin, Jin-Fuw Lee, Chieh-yu Lin, Jawahar Pundalik Nayak, Rama Nand Singh
-
Publication number: 20110099529Abstract: A method of failure detection of an integrated circuit (IC) layout includes determining a critical path distance between a first geometric feature of the IC layout and a second geometric feature of the IC layout; and comparing the determined critical path distance to a defined minimum critical path distance between the first and second geometric features, wherein the defined minimum critical path distance corresponds to a desired electrical property of the IC layout, independent of any geometric-based ground rule minimum distance for the IC layout; identifying any determined critical path distances that are less than the defined minimum critical path distance as a design violation; and modifying the IC layout by eliminating the identified design violations.Type: ApplicationFiled: October 22, 2009Publication date: April 28, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Fook-Luen Heng, Xu Ouyang, Yunsheng Song, Yun-Yu Wang
-
Publication number: 20110077916Abstract: Methods for modeling a random variable with spatially inhomogenous statistical correlation versus distance, standard deviation, and mean by spatial interpolation with statistical corrections. The method includes assigning statistically independent random variable to a set of seed points in a coordinate frame and defining a plurality of test points at respective spatial locations in the coordinate frame. A equation for a random variable is determined for each of the test points by spatial interpolation from one or more of the random variable assigned to the seed points. The method further includes adjusting the equation of the random variable at each of the test point with respective correction factor equations.Type: ApplicationFiled: September 30, 2009Publication date: March 31, 2011Applicant: International Business Machines CorporationInventors: John M Cohn, Ulrich A. Finkler, David J. Hathaway, Jefrey G. Hemmett, Fook-Luen Heng, Jason D. Hibbeler, Gie Lee, Wayne H. Woods, JR., Cole E. Zemke
-
Patent number: 7882463Abstract: The invention includes a solution for selectively scaling an integrated circuit (IC) design by: layer, region or cell, or a combination of these. The selective scaling technique can be applied in a feedback loop with the manufacturing system with process and yield feedback, during the life of a design, to increase yield in early processes in such a way that hierarchy is preserved. The invention removes the need to involve designers in improving yield.Type: GrantFiled: February 22, 2008Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: Fook-Luen Heng, Jason D. Hibbeler, Kevin W. McCullen, Rani R. Narayan, Stephen L. Runyon, Robert F. Walker
-
Publication number: 20100318956Abstract: A method of physical design for integrated circuit (IC) chip fabrication, physical design system and program product therefor. A design shape is fragmented into segments for Optical Proximity Correction (OPC) and a harmonic mean of the segments is determined. Electrical intent is determined for the shape and a harmonic mean is determined for the segments. Segments may be moved based on a effect on the harmonic mean from moving the segments, measured using a harmonic mean cost function. Finally segmented shapes are passed to OPC.Type: ApplicationFiled: June 11, 2009Publication date: December 16, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Geng Han, Fook-Luen Heng, Jin Fuw Lee, Chao Yi Tien, Rama N. Singh
-
Patent number: 7831941Abstract: A methodology for obtaining improved prediction of CA resistance in electronic circuits and, particularly, an improved CA resistance model adapted to capture larger than anticipated “out of spec” regime. In one embodiment, a novel bucketization scheme is implemented that is codified to provide a circuit designer with considerably better design options for handling large CA variability as seen through the design manual. The tools developed for modeling the impact of CA variable resistance phenomena provide developers with a resistance model, such as conventionally known, modified with a new CA model Basis including a novel CA intrinsic resistance model, and, a novel CA layout bucketization model.Type: GrantFiled: January 2, 2008Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventors: Dureseti Chidambarrao, Fook-Luen Heng, Mark A. Lavin, Jin-Fuw Lee, Rama N. Singh, Roger Y. Tsai
-
Publication number: 20100185997Abstract: A method, system and program product for migrating an integrated circuit (IC) design from a source technology without radical design restrictions (RDR) to a target technology with RDR, are disclosed. The invention implements a minimum layout perturbation approach that addresses the RDR requirements. The invention also solves the problem of inserting dummy shapes where required, and extending the lengths of the critical shapes and/or the dummy shapes to meet ‘edge coverage’ requirements.Type: ApplicationFiled: March 18, 2010Publication date: July 22, 2010Applicant: International Business Machines CorporationInventors: Robert J. Allen, Cam V. Endicott, Fook-Luen Heng, Jason D. Hibbeler, Kevin W. McCullen, Rani Narayan, Robert F. Walker, Xin Yuan
-
Patent number: 7761821Abstract: A method, system and program product for migrating an integrated circuit (IC) design from a source technology without radical design restrictions (RDR) to a target technology with RDR, are disclosed. The invention implements a minimum layout perturbation approach that addresses the RDR requirements. The invention also solves the problem of inserting dummy shapes where required, and extending the lengths of the critical shapes and/or the dummy shapes to meet ‘edge coverage’ requirements.Type: GrantFiled: August 13, 2007Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Robert J. Allen, Cam V. Endicott, Fook-Luen Heng, Jason D. Hibbeler, Kevin W. McCullen, Rani Narayan, Robert F. Walker, Xin Yuan
-
Patent number: 7676775Abstract: A method for determining the root causes of fail patterns in integrated circuit chips is provide wherein a known integrated circuit chip layout is used to identify a plurality of potential defects and a plurality of potential fail patterns in the integrated circuit chip. Correlations between the potential defects and the potential fail patterns that result from those defects are identified. Based on this identification, the potential fail patterns are grouped by common potential defect. An actual integrated circuit chip that is manufactured in accordance with the test layout is tested for failure patterns. These failure patterns are then compared to the groupings of potential fail patterns. When a match is found, that is when a given group of fail patterns is found in the actual integrated circuit chip, then the potential defect associated with the potential fail patterns to which the actual fail patterns are matched is identified. This defect is the root cause of the failure pattern in the actual chip.Type: GrantFiled: May 29, 2007Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Howard Chen, Katherine V. Hawkins, Fook-Luen Heng, Louis Hsu, Xu Ouyang
-
Patent number: 7610565Abstract: A method, system and program product for migrating an integrated circuit (IC) design from a source technology without radical design restrictions (RDR) to a target technology with RDR, are disclosed. Also, a method, system and program product for migrating an integrated circuit design from a source technology without RDR to a target technology with RDR in which space may be reserved for late insertion of a feature and in which migration first occurs in a primary compaction direction having less tolerant ground rules.Type: GrantFiled: April 9, 2007Date of Patent: October 27, 2009Assignee: International Business Machines CorporationInventors: Robert J. Allen, Cam V. Endicott, Fook-Luen Heng, Jason D. Hibbeler, Kevin W. McCullen, Rani Narayan, Robert F. Walker, Xin Yuan
-
Publication number: 20090204930Abstract: A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency.Type: ApplicationFiled: April 17, 2009Publication date: August 13, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John M. Cohn, James A. Culp, Ulrich A. Finkler, Fook-Luen Heng, Mark A. Lavin, Jin Fuw Lee, Lars W. Liebmann, Gregory A. Northrop, Nakgeuon Seong, Rama N. Singh, Leon Stok, Pieter J. Woltgens
-
Publication number: 20090171644Abstract: A methodology for obtaining improved prediction of CA resistance in electronic circuits and, particularly, an improved CA resistance model adapted to capture larger than anticipated “out of spec” regime. In one embodiment, a novel bucketization scheme is implemented that is codified to provide a circuit designer with considerably better design options for handling large CA variability as seen through the design manual. The tools developed for modeling the impact of CA variable resistance phenomena provide developers with a resistance model, such as conventionally known, modified with a new CA model Basis including a novel CA intrinsic resistance model, and, a novel CA layout bucketization model.Type: ApplicationFiled: January 2, 2008Publication date: July 2, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Dureseti Chidambarrao, Fook-Luen Heng, Mark A. Lavin, Jin-Fuw Lee, Rama N. Singh, Roger Y. Tsai
-
Patent number: 7536664Abstract: A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency.Type: GrantFiled: August 12, 2004Date of Patent: May 19, 2009Assignee: International Business Machines CorporationInventors: John M. Cohn, James A. Culp, Ulrich A. Finkler, Fook-Luen Heng, Mark A. Lavin, Jin Fuw Lee, Lars W. Liebmann, Gregory A. Northrop, Nakgeuon Seong, Rama N. Singh, Leon Stok, Pieter J. Woltgens
-
Publication number: 20090089726Abstract: A method for layout design includes steps or acts of: receiving a layout for design of an integrated circuit chip; designing mask shapes for the layout; transmitting the mask shapes to a litho simulator for generating wafer shapes; receiving the wafer shapes; calculating electrically equivalent gate lengths for the wafer shapes; analyzing the gate lengths to check for conformity against a threshold value, wherein the threshold value represents a desired value of electrically equivalent gate lengths; placing markers on the layout at those locations where the gate length violates the threshold value; and generating a histogram of gate lengths for comparing layouts for electrically equivalent gate lengths for layout quality.Type: ApplicationFiled: October 1, 2007Publication date: April 2, 2009Applicant: International Business Machines CorporationInventors: Fook-Luen Heng, Mark A. Lavin, Jin-Fuw Lee, Thomas Ludwig, Rama Nand Singh, Fanchieh Yee
-
Patent number: 7484197Abstract: A method comprises extracting a hierarchical grid constraint set and modeling one or more critical objects of at least one cell as a variable set. The method further comprises solving a linear programming problem based on the hierarchical grid constraint set with the variable set to provide initial locations of the critical objects of the at least one cell and determining target on-grid locations of the one or more critical objects in the at least one cell using the results of the linear programming solution.Type: GrantFiled: April 14, 2006Date of Patent: January 27, 2009Assignee: International Business Machines CorporationInventors: Robert J. Allen, Michael S. Gray, Fook-Luen Heng, Jason D. Hibbeler, Kevin W. McCullen, Rani R. Narayan, Robert F. Walker, Xin Yuan
-
Publication number: 20080301624Abstract: A system and method of employing patterning process statistics to evaluate layouts for intersect area analysis includes applying Optical Proximity Correction (OPC) to the layout, simulating images formed by the mask and applying patterning process variation distributions to influence and determine corrective actions taken to improve and optimize the rules for compliance by the layout. The process variation distributions are mapped to an intersect area distribution by creating a histogram based upon a plurality of processes for an intersect area. The intersect area is analyzed using the histogram to provide ground rule waivers and optimization.Type: ApplicationFiled: July 17, 2008Publication date: December 4, 2008Inventors: Fook-Luen Heng, Mark Alan Lavin, Jin-Fuw Lee, Chieh-yu Lin, Jawahar Pundalik Nayak, Rama Nand Singh