Patents by Inventor Franck R. Diard
Franck R. Diard has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7721118Abstract: A system and method for optimizing power usage and performance during data processing. A multi-processor graphics processing system includes a low power graphics processor and a high performance graphics processor. When a low power condition exists only the low power graphics processor is used to process graphics data and the high performance graphics processor is turned off. When turned off, the high performance graphics processor does not consume either static or dynamic power. When the low power condition does not exist, the high performance graphics processor is turned on and the low power graphics processor and the high performance graphics processor are used to process the graphics data.Type: GrantFiled: September 27, 2004Date of Patent: May 18, 2010Assignee: NVIDIA CorporationInventors: Anthony M. Tamasi, Philip B. Johnson, Franck R. Diard, Brian M. Kelleher
-
Publication number: 20100066747Abstract: Circuits, methods, and apparatus that provide multiple graphics processor systems where specific graphics processors can be instructed to not perform certain rendering operations while continuing to receive state updates, where the state updates are included in the rendering commands for these rendering operations. One embodiment provides commands instructing a graphics processor to start or stop rendering geometries. These commands can be directed to one or more specific processors by use of a set-subsystem device mask.Type: ApplicationFiled: November 24, 2009Publication date: March 18, 2010Applicant: NVIDIA CorporationInventor: Franck R. Diard
-
Publication number: 20100053177Abstract: Multichip graphics processing subsystems include at least three distinct graphics devices (e.g., expansion cards) coupled to a high-speed bus (e.g., a PCI Express bus) and operable in a distributed rendering mode. One of the graphics devices provides pixel data to a display device, and at least one of the other graphics devices transfers the pixel data it generates to another of the devices via the bus to be displayed. Where the high-speed bus provides data transfer lanes, allocation of lanes among the graphics devices can be optimized.Type: ApplicationFiled: November 10, 2009Publication date: March 4, 2010Applicant: NVIDIA CorporationInventors: Franck R. Diard, Michael B. Diamond
-
Publication number: 20100026689Abstract: A video processing system, method, and computer program product are provided for encrypting communications between a plurality of graphics processors. A first graphics processor is provided. Additionally, a second graphics processor in communication with the first graphics processor is provided for collaboratively processing video data. Furthermore, such communication is encrypted.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Inventors: Amit D. Parikh, Haixia Shi, Franck R. Diard, Xun Wang
-
Publication number: 20100026692Abstract: A method of displaying graphics data is described. The method involves accessing the graphics data in a memory subsystem associated with one graphics subsystem. The graphics data is transmitted to a second graphics subsystem, where it is displayed on a monitor coupled to the second graphics subsystem.Type: ApplicationFiled: August 4, 2008Publication date: February 4, 2010Applicant: NVIDIA CORPORATIONInventors: Stephen Lew, Bruce R. Intihar, Abraham B. de Waal, David G. Reed, Tony Tamasi, David Wyatt, Franck R. Diard, Brad Simeral
-
Publication number: 20100026690Abstract: A system, method, and computer program product are provided for synchronizing operation of a first graphics processor and a second graphics processor in order to secure communication therebetween. A first graphics processor is provided for processing video data. In addition, a second graphics processor is provided for processing the video data. Furthermore, a data structure is provided for use in synchronizing operation of the first graphics processor and the second graphics processor in order to secure communication therebetween.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Inventors: Amit D. Parikh, Franck R. Diard
-
Patent number: 7629978Abstract: Circuits, methods, and apparatus that provide multiple graphics processor systems where specific graphics processors can be instructed to not perform certain rendering operations while continuing to receive state updates, where the state updates are included in the rendering commands for these rendering operations. One embodiment provides commands instructing a graphics processor to start or stop rendering geometries. These commands can be directed to one or more specific processors by use of a set-subsystem device mask.Type: GrantFiled: October 31, 2005Date of Patent: December 8, 2009Assignee: NVIDIA CorporationInventor: Franck R. Diard
-
Patent number: 7619631Abstract: A technique for performing an anti-aliasing operation by multiple graphics processing units includes utilizing a first graphics processing unit to generate a first subset of filtered data resulting from performing anti-aliasing processing and similarly utilize a second graphics processing unit to generate a second subset of filtered data. The first graphics processing unit then pulls a first portion of the second subset of filtered data from a first memory block of a temporary buffer and blends such pulled data with a first portion of the first subset of filtered data. Overlapping in time with the pulling and blending operation of the first graphics processing unit, the second graphics processing unit pulls a second portion of the first subset of filtered data from a second memory block of the temporary buffer and blends such pulled data with a second portion of the second set of filtered data.Type: GrantFiled: March 28, 2006Date of Patent: November 17, 2009Assignee: NVIDIA CorporationInventors: Franck R. Diard, Jeffrey A. Bolz
-
Patent number: 7616207Abstract: Multichip graphics processing subsystems include at least three distinct graphics devices (e.g., expansion cards) coupled to a high-speed bus (e.g., a PCI Express bus) and operable in a distributed rendering mode. One of the graphics devices provides pixel data to a display device, and at least one of the other graphics devices transfers the pixel data it generates to another of the devices via the bus to be displayed. Where the high-speed bus provides data transfer lanes, allocation of lanes among the graphics devices can be optimized.Type: GrantFiled: April 25, 2005Date of Patent: November 10, 2009Assignee: NVIDIA CorporationInventors: Franck R. Diard, Michael B. Diamond
-
Patent number: 7602395Abstract: Multiple graphics devices are operable in parallel to render stereo images using efficient programming techniques. The same command stream is delivered to each graphics device, and device masks are used to control the execution of commands by different graphics devices. A viewing transform command corresponding to a left-eye transform is executed by one device while a viewing transform command corresponding to a right-eye transform is executed another device. Other rendering commands are executed by both devices to render the same image from somewhat different viewpoints.Type: GrantFiled: April 22, 2005Date of Patent: October 13, 2009Assignee: NVIDIA CorporationInventor: Franck R. Diard
-
Publication number: 20090207178Abstract: One embodiment of a video processor includes a first media processing device coupled to a first memory and a second media processing device coupled to a second memory. The second media processing device is coupled to the first media processing device via a scalable bus. A software driver configures the media processing devices to provide video processing functionality. The scalable bus carries video data processed by the second media processing device to the first media processing device where the data is combined with video data processed by the first media processing device to produce a processed video frame. The first media processing device transmits the combined video data to a display device. Each media processing device is configured to process separate portions of the video data, thereby enabling the video processor to process video data more quickly than a single-GPU video processor.Type: ApplicationFiled: April 27, 2009Publication date: August 20, 2009Applicant: NVIDIA CorporationInventors: Hassane S. Azar, Franck R. Diard
-
Publication number: 20090189908Abstract: Method, apparatuses, and systems are presented for processing a sequence of images for display using a display device involving operating a plurality of graphics devices, including at least one first graphics device that processes certain ones of the sequence of images, including a first image, and at least one second graphics device that processes certain other ones of the sequence of images, including a second image, delaying processing of the second image by the at least one second graphics device, by a specified duration, relative to processing of the first image by the at least one first graphics device, to stagger pixel data output for the first image and pixel data output for the second image, and selectively providing output from the at least one first graphics device and the at least one second graphics device to the display device.Type: ApplicationFiled: April 3, 2009Publication date: July 30, 2009Applicant: NVIDIA CorporationInventors: Franck R. Diard, Wayne Douglas Young, Philip Browning Johnson
-
Patent number: 7545380Abstract: Method, apparatuses, and systems are presented for processing an ordered sequence of images for display using a display device, involving operating a plurality of graphics devices, including at least one first graphics device that processes certain ones of the ordered sequence of images, including a first image, and at least one second graphics device that processes certain other ones of the ordered sequence of images, including a second image, the first image preceding the second image in the ordered sequence, delaying at least one operation of the at least one second graphics device to allow processing by the at least one first graphics device to advance relative to processing by the at least one second graphics device, in order to maintain sequentially correct output of the ordered sequence of images, and selectively providing output from the graphics devices to the display device.Type: GrantFiled: December 16, 2004Date of Patent: June 9, 2009Assignee: Nvidia CorporationInventors: Franck R. Diard, Wayne Douglas Young, Philip Browning Johnson
-
Patent number: 7546483Abstract: Systems and methods for using a graphics processor to perform RAID parity functions may improve disk access performance. A method is provided for configuring a graphics processor to perform XOR parity computations when data is written to the RAID array. Another method is provided for configuring the graphics processor to perform the XOR parity computations to restore data when a disk is damaged. Using the graphics processor as a coprocessor to offload parity computations from a central processing unit may improve disk access performance and overall system performance.Type: GrantFiled: October 18, 2005Date of Patent: June 9, 2009Assignee: NVIDIA CorporationInventors: Mark A. Overby, David G. Reed, Franck R. Diard
-
Patent number: 7528836Abstract: A CPU selectively programs one or more graphics devices by writing a control command to the command buffer that designates a subset of graphics devices to execute subsequent commands. Graphics devices not designated by the control command will ignore the subsequent commands until re-enabled by the CPU. The non-designated graphics devices will continue to read from the command buffer to maintain synchronization. Subsequent control commands can designate different subsets of graphics devices to execute further subsequent commands. Graphics devices include graphics processing units and graphics coprocessors. A unique identifier is associated with each of the graphics devices. The control command designates a subset of graphics devices according to their respective unique identifiers. The control command includes a number of bits. Each bit is associated with one of the unique identifiers and designates the inclusion of one of the graphics devices in the first subset of graphics devices.Type: GrantFiled: January 6, 2006Date of Patent: May 5, 2009Assignee: Nvidia CorporationInventor: Franck R. Diard
-
Patent number: 7525547Abstract: Methods, apparatuses, and systems are presented for operating a plurality of graphics devices involving using the graphics devices to processes a sequence of images, wherein at least one first graphics device processes a first image, and at least one second graphics device processes a second image, communicating a first command associated with the first image to the at least one first graphics device and the at least one second graphics device, wherein the first command is to be executed by the at least one first graphics device and the at least one second graphics device, and communicating a second command associated with the first image to the at least one first graphics device and the at least one second graphics device, wherein the second command is to be executed by the at least one first graphics device but not by the at least one second graphics device.Type: GrantFiled: December 17, 2004Date of Patent: April 28, 2009Assignee: Nvidia CorporationInventor: Franck R. Diard
-
Patent number: 7525549Abstract: Method, apparatuses, and systems are presented for processing a sequence of images for display using a display device involving operating a plurality of graphics devices, including at least one first graphics device that processes certain ones of the sequence of images, including a first image, and at least one second graphics device that processes certain other ones of the sequence of images, including a second image, delaying processing of the second image by the at least one second graphics device, by a specified duration, relative to processing of the first image by the at least one first graphics device, to stagger pixel data output for the first image and pixel data output for the second image, and selectively providing output from the at least one first graphics device and the at least one second graphics device to the display device.Type: GrantFiled: December 16, 2004Date of Patent: April 28, 2009Assignee: Nvidia CorporationInventors: Franck R. Diard, Wayne Douglas Young, Philip Browning Johnson
-
Patent number: 7525548Abstract: One embodiment of a video processor includes a first media processing device coupled to a first memory and a second media processing device coupled to a second memory. The second media processing device is coupled to the first media processing device via a scalable bus. A software driver configures the media processing devices to provide video processing functionality. The scalable bus carries video data processed by the second media processing device to the first media processing device where the data is combined with video data processed by the first media processing device to produce a processed video frame. The first media processing device transmits the combined video data to a display device. Each media processing device is configured to process separate portions of the video data, thereby enabling the video processor to process video data more quickly than a single-GPU video processor.Type: GrantFiled: November 4, 2005Date of Patent: April 28, 2009Assignee: NVIDIA CorporationInventors: Hassane S. Azar, Franck R. Diard
-
Patent number: 7522167Abstract: Coherence of displayed images is provided for a graphics processing systems having multiple processors operating to render different portions of a current image in parallel. As each processor completes rendering of its portion of the current image, it generates a local ready event, then pauses its rendering operations. A synchronizing agent detects the local ready event and generates a global ready event after all of the graphics processors have generated local ready events. The global ready signal is transmitted to each graphics processor, which responds by resuming its rendering activity.Type: GrantFiled: December 16, 2004Date of Patent: April 21, 2009Assignee: NVIDIA CorporationInventors: Franck R. Diard, Philip Browning Johnson, Wayne Douglas Young, Herbert O. Ledebohm
-
Publication number: 20090079747Abstract: Multiprocessor graphics systems support distributed antialiasing. In one embodiment, two (or more) graphics processors each render a version of the same image, with a difference in the sampling location (or locations) used for each pixel. A display head combines corresponding pixels generated by different graphics processors to produce an antialiased image. This distributed antialiasing technique can be scaled to any number of graphics processors.Type: ApplicationFiled: May 12, 2006Publication date: March 26, 2009Applicant: NVIDIA CorporationInventors: Philip Browning Johnson, Brian M. Kelleher, Franck R. Diard