Patents by Inventor Frode Milch Pedersen
Frode Milch Pedersen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11841981Abstract: A low-cost cryptographic accelerator is disclosed that accelerates inner loops of a cryptographic process. The cryptographic accelerator performs operations on cryptographic data provided by a central processing unit (CPU) running a software cryptographic process to create a combined hardware and software cryptographic process, resulting in a lower cost secure communication solution than software-only or hardware-only cryptographic processes.Type: GrantFiled: September 21, 2020Date of Patent: December 12, 2023Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Martin Olsson, Arne Aas
-
Publication number: 20220374377Abstract: According to an aspect, there is provided a solution for providing an access to a slave unit. An address from a master unit trying to access a slave unit is received (400). The received address is mapped (402) to a slave address. Default access permissions are associated (404) to the master-slave connection. Additional access permissions associated with the master unit and the slave address are determined (406). The master-slave connection is enabled (408) if additional access permissions allow the master unit to access the slave, otherwise the connection is rejected.Type: ApplicationFiled: May 18, 2022Publication date: November 24, 2022Inventors: Frode Milch PEDERSEN, Markku VÄHÄTAINI
-
Publication number: 20210004497Abstract: A low-cost cryptographic accelerator is disclosed that accelerates inner loops of a cryptographic process. The cryptographic accelerator performs operations on cryptographic data provided by a central processing unit (CPU) running a software cryptographic process to create a combined hardware and software cryptographic process, resulting in a lower cost secure communication solution than software-only or hardware-only cryptographic processes.Type: ApplicationFiled: September 21, 2020Publication date: January 7, 2021Inventors: Frode Milch Pedersen, Martin Olsson, Arne Aas
-
Patent number: 10783279Abstract: A low-cost cryptographic accelerator is disclosed that accelerates inner loops of a cryptographic process. The cryptographic accelerator performs operations on cryptographic data provided by a central processing unit (CPU) running a software cryptographic process to create a combined hardware and software cryptographic process, resulting in a lower cost secure communication solution than software-only or hardware-only cryptographic processes.Type: GrantFiled: August 16, 2017Date of Patent: September 22, 2020Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Martin Olsson, Arne Aas
-
Patent number: 10713188Abstract: An inter-process signaling system and method support implementation of semaphores or messaging signals between masters in a multi-master system, or between tasks in a single master system. A semaphore flag register contains one or more bits indicating whether resources are free or busy. The register is aliased to allow atomic read-and-clear of individual bits in the register. Masters poll the status of a resource until the resource reads as free. Alternatively, interrupts or events per master can be implemented to indicate availability of a resource.Type: GrantFiled: September 27, 2016Date of Patent: July 14, 2020Assignee: Atmel CorporationInventor: Frode Milch Pedersen
-
Patent number: 10204057Abstract: In an embodiment, a method comprises: obtaining a virtual bus address; translating the virtual bus address to a physical address of a portion of NVM storing first data; determining that the first portion of NVM has been allocated previously; reading the first data from the first portion of NVM; determining whether writing second data to the first portion of the NVM would change one or more bits in the first data; responsive to the determining that a write operation only changes data bits in the first data from 1 to 0, writing the second data over the first data stored in the first portion of NVM; and responsive to the determining that one or more bits in the first data would be flipped from 0 to 1, reallocating the first portion of NVM to a second portion of NVM, copying the first data from the first portion of NVM to the second portion of NVM with the first data modified by the second data.Type: GrantFiled: October 14, 2016Date of Patent: February 12, 2019Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Sylvain Garnier, Ian Fullerton, Xavier Leprevost
-
Patent number: 10073661Abstract: The disclosed embodiments provide security extensions for memory (e.g., non-volatile memory) by means of address and data scrambling and differential data storage to minimize exposure to side channel attacks and obfuscate the stored data. The scrambling function maximizes reverse engineering costs when recovering sequences of secret keys.Type: GrantFiled: December 20, 2016Date of Patent: September 11, 2018Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Ian Fullerton, Joseph Martinez, Martin Olsson
-
Patent number: 9952913Abstract: Implementations are disclosed for a centralized peripheral access controller (PAC) that is configured to protect one or more peripheral components in a system. In some implementations, the PAC stores data that can be set or cleared by software. The data corresponds to an output signal of the PAC that is routed to a corresponding peripheral component. When the data indicates that the peripheral is “unlocked” the PAC will allow write transfers to registers in the peripheral component. When the data indicates that the peripheral component is “locked” the PAC will refuse write transfers to registers in the peripheral component and terminate with an error.Type: GrantFiled: January 23, 2017Date of Patent: April 24, 2018Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Sebastien Jouin, Stein Danielsen, Francois Fosse, Thierry Delalande, Ivar Holand, James Hallman
-
Publication number: 20180089467Abstract: A low-cost cryptographic accelerator is disclosed that accelerates inner loops of a cryptographic process. The cryptographic accelerator performs operations on cryptographic data provided by a central processing unit (CPU) running a software cryptographic process to create a combined hardware and software cryptographic process, resulting in a lower cost secure communication solution than software-only or hardware-only cryptographic processes.Type: ApplicationFiled: August 16, 2017Publication date: March 29, 2018Applicant: Atmel CorporationInventors: Frode Milch Pedersen, Martin Olsson, Arne Aas
-
Publication number: 20180046582Abstract: In an embodiment, a method comprises: obtaining a virtual bus address; translating the virtual bus address to a physical address of a portion of NVM storing first data; determining that the first portion of NVM has been allocated previously; reading the first data from the first portion of NVM; determining whether writing second data to the first portion of the NVM would change one or more bits in the first data; responsive to the determining that a write operation only changes data bits in the first data from 1 to 0, writing the second data over the first data stored in the first portion of NVM; and responsive to the determining that one or more bits in the first data would be flipped from 0 to 1, reallocating the first portion of NVM to a second portion of NVM, copying the first data from the first portion of NVM to the second portion of NVM with the first data modified by the second data.Type: ApplicationFiled: October 14, 2016Publication date: February 15, 2018Applicant: Atmel CorporationInventors: Frode Milch Pedersen, Sylvain Garnier, Ian Fullerton, Xavier Leprevost
-
Publication number: 20180024781Abstract: The disclosed embodiments provide security extensions for memory (e.g., non-volatile memory) by means of address and data scrambling and differential data storage to minimize exposure to side channel attacks and obfuscate the stored data. The scrambling function maximizes reverse engineering costs when recovering sequences of secret keys.Type: ApplicationFiled: December 20, 2016Publication date: January 25, 2018Applicant: Atmel CorporationInventors: Frode Milch Pedersen, Ian Fullerton, Joseph Martinez, Martin Olsson
-
Publication number: 20180011804Abstract: The disclosed embodiments provide a mechanism to support implementation of semaphores or messaging signals between masters in a multi-master system, or between tasks in a single master system. A semaphore flag register contains one or more bits indicating whether resources are free or busy. The register is aliased to allow atomic read-and-clear of individual bits in the register. Masters poll the status of a resource until the resource reads as free. Alternatively, interrupts or events per master can be implemented to indicate availability of a resource.Type: ApplicationFiled: September 27, 2016Publication date: January 11, 2018Applicant: Atmel CorporationInventor: Frode Milch Pedersen
-
Patent number: 9823734Abstract: A circuit includes a pulse generator coupled to a switch mode power supply. The switch mode power supply includes a switching component configured for transferring a charge to an energy storage component in response to pulses provided by the pulse generator. A pulse counter is coupled to the pulse generator or the switching component and configured to count pulses over a time period and thereby generate a pulse count. A converter coupled to the pulse counter is configured to generate a power measurement for the time period based on the pulse count. If the switch mode power supply has different modes of operation, a different counter may be used for each mode.Type: GrantFiled: August 18, 2014Date of Patent: November 21, 2017Assignee: Atmel CorporationInventors: Ingar Hanssen, Frode Milch Pedersen
-
Patent number: 9715601Abstract: Systems, methods and computer-readable mediums are disclosed for providing secure access in a microcontroller system. In some implementations, a microcontroller system comprises a system bus and a secure central processing unit (CPU) coupled to the system bus. The secure CPU is configured to provide secure access to the system bus. A non-secure CPU is also coupled to the system bus and is configured to provide non-secure access to the system bus. A non-secure memory is coupled to the system bus and is configured to allow the secure CPU and the non-secure CPU to exchange data and communicate with each other. A peripheral access controller (PAC) is coupled to the system bus and configured to enable secure access to a peripheral by the secure CPU while disabling non-secure access to the peripheral based upon a non-secure state of the non-secure CPU.Type: GrantFiled: April 28, 2015Date of Patent: July 25, 2017Assignee: Atmel CorporationInventor: Frode Milch Pedersen
-
Patent number: 9710169Abstract: A latch signal is received from a non-volatile memory device that is indicative of a current access time for the non-volatile memory device. The access time represents an amount of time required for the non-volatile memory device to make data available responsive to a request for data. A bus system clock signal is received. The latch signal is evaluated and a wait state for the non-volatile memory device is adjusted based on the evaluation. The wait state represents a number of cycles of the bus system clock used by a central processing unit for an access of the non-volatile memory device. A bus system data ready signal that is triggered based on the adjusted wait state is produced. The bus system data ready signal, when triggered, indicates that data is available responsive to the request.Type: GrantFiled: July 29, 2016Date of Patent: July 18, 2017Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Sebastien Jouin, Ian Fullerton
-
Publication number: 20170132051Abstract: Implementations are disclosed for a centralized peripheral access controller (PAC) that is configured to protect one or more peripheral components in a system. In some implementations, the PAC stores data that can be set or cleared by software. The data corresponds to an output signal of the PAC that is routed to a corresponding peripheral component. When the data indicates that the peripheral is “unlocked” the PAC will allow write transfers to registers in the peripheral component. When the data indicates that the peripheral component is “locked” the PAC will refuse write transfers to registers in the peripheral component and terminate with an error.Type: ApplicationFiled: January 23, 2017Publication date: May 11, 2017Inventors: Frode Milch Pedersen, Sebastien Jouin, Stein Danielsen, Francois Fosse, Thierry Delalande, Ivar Holand, James Halliman
-
Patent number: 9612983Abstract: A flexible-width peripheral register mapping is disclosed for accessing peripheral registers on a peripheral bus.Type: GrantFiled: August 12, 2013Date of Patent: April 4, 2017Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Sebastien Jouin, Stein Danielsen, Thierry Delalande, Ivar Holand, Mona Opsahl
-
Patent number: 9552385Abstract: Implementations are disclosed for a centralized peripheral access controller (PAC) that is configured to protect one or more peripheral components in a system. In some implementations, the PAC stores data that can be set or cleared by software. The data corresponds to an output signal of the PAC that is routed to a corresponding peripheral component. When the data indicates that the peripheral is “unlocked” the PAC will allow write transfers to registers in the peripheral component. When the data indicates that the peripheral component is “locked” the PAC will refuse write transfers to registers in the peripheral component and terminate with an error.Type: GrantFiled: August 12, 2013Date of Patent: January 24, 2017Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Sebastien Jouin, Stein Danielsen, Francois Fosse, Thierry Delalande, Ivar Holand, James Hallman
-
Patent number: 9507406Abstract: A microcontroller system is organized into power domains. A power manager of the microcontroller system can change the power configuration of a power domain in response to event from an event generating module without activating a processor of the microcontroller system.Type: GrantFiled: March 5, 2013Date of Patent: November 29, 2016Assignee: Atmel CorporationInventors: Frode Milch Pedersen, Ronan Barzic, Patrice Menard, Mickael Le Dily, Thierry Gourbilleau, Morten Werner Lund
-
Publication number: 20160335000Abstract: A latch signal is received from a non-volatile memory device that is indicative of a current access time for the non-volatile memory device. The access time represents an amount of time required for the non-volatile memory device to make data available responsive to a request for data. A bus system clock signal is received. The latch signal is evaluated and a wait state for the non-volatile memory device is adjusted based on the evaluation. The wait state represents a number of cycles of the bus system clock used by a central processing unit for an access of the non-volatile memory device. A bus system data ready signal that is triggered based on the adjusted wait state is produced. The bus system data ready signal, when triggered, indicates that data is available responsive to the request.Type: ApplicationFiled: July 29, 2016Publication date: November 17, 2016Inventors: Frode Milch Pedersen, Sebastien Jouin, Ian Fullerton