Abstract: A first current mirror circuit performs its normal operation when a first switch is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch and a second switch are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: A current programming apparatus having two data lines for a pixel line is presented. An image data current is supplied to the first and the second data lines alternatively by switching M1 and M2 complementally. By switching M7 and M8 on during the switches M1 and M2 turn on respectively, a constant current is supplied to the data line to which the data current is not supplied. The scanning signals are applied so as to write a constant current into pixels immediately before the data current is written. Thus a write-in defect by a fluctuation in the threshold voltages is prevented.

Abstract: Even if characteristics of transistors differ every circuit, in order to suppress an influence by the different characteristics and stabilize the programming operation to a control electrode of a drive transistor even if a data signal is small, there is provided a programming apparatus for programming signals which are supplied to a circuit array (61, 62) having a plurality of circuits each having transistors (M11, M12), first switching elements (M21, M22) connected to control electrodes of the transistors, and second switching elements (M31, M32) each connected to one main electrode of each of the transistors.

Abstract: An active matrix type display apparatus in which a plurality of pixel circuits each having an electroluminescent element EL, a 1st FET to control a current flowing in the EL, and a 2nd FET provided between a gate and a drain of the 1st FET are arranged in a matrix, the plurality of pixel circuits arranged in one direction are connected to a data line every column, the 2nd FET is turned on for a predetermined time period, and an image data current flowing in the data line is supplied to the gate and drain of the 1st FET, thereby writing a current value of the image data current. A preliminary charging circuit is connected to the data line. Before the writing operation in the predetermined time period is expired, a current of a predetermined current value is applied to the image data current so that a gate-source voltage of the 1st FET is equal to or larger than a threshold value. Thus, writing imperfection due to a variation in threshold voltage of the 1st FET is solved.

Abstract: A current programming apparatus includes a current source; a plurality of first circuits to which data currents are supplied through a data line, the first circuits commonly connected with the data line; a second circuit having a terminal connected to the current source; a switch connecting or breaking the second circuit with or from the data line, wherein the current source generates a predetermined current to supply the generated current to the second circuit through the terminal while the switch is off, whereby the value of the predetermined current is written in the second circuit, and wherein the current source generates a current based on data, and the second circuit generates a current based on the written value of the predetermined current, and a difference current between the current generated by the current source and the current generated by second circuit is supplied to the first circuits through the data line while the switch is on, whereby the value of the current is written in the first circuit

Abstract: A first current mirror circuit performs its normal operation when a first switch is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch and a second switch are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: A first current mirror circuit performs its normal operation when a first switch is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch and a second switch are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: A pixel modulation apparatus for converting pixel data D composed of N1 bits to a pixel data signal composed of one bit. The pixel data D is input into the apparatus at a pixel period T0. The apparatus includes a first data conversion unit which converts the pixel data D to pixel data D1 expanded to N2 bits (N2>N1) at the period T0, a second data conversion unit which converts the pixel data D1 to pixel data D2 composed of N3/m bits at a period T0/m, a third data conversion unit which inputs n data from among the pixel data D2 and pixel data Dd2 constituting the pixel data D2 before having the period T0/m to execute logical sum operations a predetermined number (equal to or less than n) of times to convert the n data to pixel data D3 composed of N3 bits, including additional data corresponding to the predetermined number, and a fourth data conversion unit which converts the pixel data D3 to the pixel data signal composed of one bit at the period T0/m.

Abstract: The present application discloses a driver having a configuration comprising: a drive transistor for supplying a current of the quantity corresponding to a gate potential, into the element as a driving current; a first switch installed in the path of the driving current passing between the element and the drive transistor, for controlling the flow of the driving current; a second switch for switching between the first state of setting the gate potential of the drive transistor and the second state of keeping the set gate potential; a circuit for supplying a signal for controlling the flow of the driving current in a restricted state to the first switch, for a predetermined period in a period after the starting the supply of the potential for driving the drive transistor from a power source and until start of driving the element in a normal operation; a circuit for supplying a signal for setting the second switch at the first state, to the second switch: and a circuit for interrupting a signal for setting the

Abstract: A first current mirror circuit performs its normal operation when a first switch is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch and a second switch are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: A first current mirror circuit performs its normal operation when a first switch is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch and a second switch are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: The invention proposes a frequency synthesizer for generating an output signal having a frequency associated with that of a reference clock, in which a control oscillating circuit generates a clock signal group including a plurality of clock signals having a phase difference associated with the period of the output signal, and the oscillating frequency of the control oscillating circuit is controlled in accordance with the phase difference between a comparison clock generated by selectively using the plurality of clock signals, and the reference clock.

Abstract: For making outputs of a drive circuits accurate, the drive circuit is composed of a plurality of current signal generation circuits for outputting a current signal to each of a plurality of output units, a current signal output line to which outputs of the plurality of current signal generation circuits are commonly connected, a correction value output circuit for outputting a correction value obtained by evaluating the output of one or more specific circuits of the plurality of current signal generation circuits on a basis of current values output through the current signal output line, and a correction circuit for correcting an image signal supplied to the current signal generation circuits by means of the correction value.

Abstract: A first current mirror circuit (M2, M3 and M7) performs its normal operation when a first switch (M2) is turned on, and is constructed so that a period during which the first current mirror circuit can output a current is realized when the first switch is turned off. A second current mirror circuit (M4 and M9) is connected to the first current mirror circuit so that the output current of the first current mirror circuit is decreased by an output current of the second current mirror circuit. A current output of a transistor (MB) and a current output of the first current mirror circuit are connected and outputted as an output signal. The first switch (M2) and a second switch (M5) are controlled by the output signal or a signal formed by the output signal being passed through a buffer circuit.

Abstract: A frequency converter, generating an output signal having a frequency of coefficient multiple of a reference clock, comprises a variable oscillator for generating a clock group having phase differences obtained by dividing substantially equally output signal period; a main-phase selector for selecting, from the group, a pair of clocks of desired adjacent phases on a first control signal; a sub-phase selector for selecting, from the pair and a clock phase within the phase difference, the one clock on a second control signal; an operation processor for an operation process by two setting data; a logical controller for generating the control signals on the sub-phase selector clock, the operation processor result, and a phase change control signal; a phase comparator for outputting a phase difference signal between the sub-phase selector and reference clocks; and a controller for controlling the variable oscillator on the phase comparator output.

Abstract: A pixel modulation apparatus for converting pixel data D composed of N1 bits to a pixel data signal composed of one bit. The pixel data D is input into the apparatus at a pixel period TO. The apparatus includes a first data conversion unit which converts the pixel data D to pixel data D1 expanded to N2 bits (N2>N1) at the period T0, a second data conversion unit which converts the pixel data D1 to pixel data D2 composed of N3/m bits at a period T0/m, a third data conversion unit which inputs n data from among the pixel data D2 and pixel data Dd2 constituting the pixel data D2 before having the period T0/m to execute logical sum operations a predetermined number (equal to or less than n) of times to convert the n data to pixel data D3 composed of N3 bits, including additional data corresponding to the predetermined number, and a fourth data conversion unit which converts the pixel data D3 to the pixel data signal composed of one bit at the period T0/m.

Abstract: A frequency converter, generating an output signal having a frequency of coefficient multiple of a reference clock, comprises a variable oscillator for generating a clock group having phase differences obtained by dividing substantially equally output signal period; a main-phase selector for selecting, from the group, a pair of clocks of desired adjacent phases on a first control signal; a sub-phase selector for selecting, from the pair and a clock phase within the phase difference, the one clock on a second control signal; an operation processor for an operation process by two setting data; a logical controller for generating the control signals on the sub-phase selector clock, the operation processor result, and a phase change control signal; a phase comparator for outputting a phase difference signal between the sub-phase selector and reference clocks; and a controller for controlling the variable oscillator on the phase comparator output.

Abstract: The invention proposes a frequency synthesizer for generating an output signal having a frequency associated with that of a reference clock, in which a control oscillating circuit generates a clock signal group including a plurality of clock signals having a phase difference associated with the period of the output signal, and the oscillating frequency of the control oscillating circuit is controlled in accordance with the phase difference between a comparison clock generated by selectively using the plurality of clock signals, and the reference clock.