Patents by Inventor Gunther Lehmann
Gunther Lehmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6642602Abstract: An anti-fuse system composed of a multiplicity of anti-fuse circuits (24, 26, 28, N) connected across a voltage source (10) by a pair of conductors (16, 18). Each anti-fuse circuit comprising an anti-fuse (30) connected in a series with a blow or control transistor (36) and a control circuit (44) for monitoring the status of the anti-fuse (30), Control circuit (44) provides an “on” signal to the gate (38) of control transistor (36) only when a_“select_” signal is received at an input (46) of control circuit (44) and if anti-fuse (30) has not been blown. After the anti-fuse (30) is blown, control circuit (44) turns off the control transistor (36) thereby providing a constant power source voltage across each anti-fuse circuit (24, 26, 28, N) regardless of the number of parallel anti-fuses which have been blown.Type: GrantFiled: December 14, 2001Date of Patent: November 4, 2003Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Ulrich Frey, Oliver Weinfurtner
-
Patent number: 6608783Abstract: A memory is provided having an array of rows and columns of memory cells. The memory includes plurality of sense amplifiers, each one having a true terminal and a compliment terminal. The memory also includes a plurality of pairs of twisted bit lines, each one of the pairs of lines being coupled to true and compliment terminals of a corresponding one of the plurality of sense amplifiers. A plurality of word lines is provided, each one being connected to a corresponding one of the rows of memory cells. An address logic section is fed by column address signals, fed to the bit lines, and row address signals, fed to the word lines, for producing invert/non-invert signals in accordance with the fed row and column address signals. The memory includes a plurality of inverters each one being coupled to a corresponding one of the sense amplifiers for inverting data fed to or read from the sense amplifier selectively in accordance with the invert/non-invert signals produced by the address logic.Type: GrantFiled: December 27, 2001Date of Patent: August 19, 2003Assignee: Infineon Technologies North America Corp.Inventors: Gerd Frankowsky, Gunther Lehmann, Hartmud Terletzki
-
Publication number: 20030147295Abstract: A circuit for refreshing data stored in an array of dynamic memory cells is provided. The circuit includes an integrated circuit chip. The chip has the array of memory cells formed thereon. The circuit also includes a refresh rate analysis circuit for determining data retention times in each one of the memory cells and from such determination refresh address modification signals. Also provided is a refresh address generator formed on the chip and fed by refresh command signals generated externally of the chip and by the address modification signals. The refresh address generator supplies an internal refresh commands along with refresh addresses to the array of memory cells. The cells have data stored therein refreshed in response to such internal refresh commands. The refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value.Type: ApplicationFiled: February 5, 2002Publication date: August 7, 2003Inventors: Gerd Frankowsky, Gunther Lehmann
-
Patent number: 6603694Abstract: A circuit for refreshing data stored in an array of dynamic memory cells is provided. The circuit includes an integrated circuit chip. The chip has the array of memory cells formed thereon. The circuit also includes a refresh rate analysis circuit for determining data retention times in each one of the memory cells and from such determination refresh address modification signals. Also provided is a refresh address generator formed on the chip and fed by refresh command signals generated externally of the chip and by the address modification signals. The refresh address generator supplies an internal refresh commands along with refresh addresses to the array of memory cells. The cells have data stored therein refreshed in response to such internal refresh commands. The refresh rate analysis circuit determines cells in the array having data retention times less than a predetermined value.Type: GrantFiled: February 5, 2002Date of Patent: August 5, 2003Assignee: Infineon Technologies North America Corp.Inventors: Gerd Frankowsky, Gunther Lehmann
-
Patent number: 6601205Abstract: An automatic method for the generation of a logical hardware test pattern in memory circuits is based on a given physical pattern. The method includes backwards transformation from a given set of logical data patterns. Since the method is automatic, no knowledge of data scrambling inside the memory circuit is required.Type: GrantFiled: September 29, 2000Date of Patent: July 29, 2003Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Gunther Lehmann, Gerd Frankowsky, Louis Hsu, Armin Reith
-
Publication number: 20030133320Abstract: A memory is provided having an array of rows and columns of memory cells. The memory includes plurality of sense amplifiers, each one having a true terminal and a compliment terminal. The memory also includes a plurality of pairs of twisted bit lines, each one of the pairs of lines being coupled to true and compliment terminals of a corresponding one of the plurality of sense amplifiers. A plurality of word lines is provided, each one being connected to a corresponding one of the rows of memory cells. An address logic section is fed by column address signals, fed to the bit lines, and row address signals, fed to the word lines, for producing invert/non-invert signals in accordance with the fed row and column address signals. The memory includes a plurality of inverters each one being coupled to a corresponding one of the sense amplifiers for inverting data fed to or read from the sense amplifier selectively in accordance with the invert/non-invert signals produced by the address logic.Type: ApplicationFiled: December 27, 2001Publication date: July 17, 2003Inventors: Gerd Frankowsky, Gunther Lehmann, Hartmud Terletzki
-
Publication number: 20030112016Abstract: An anti-fuse system composed of a multiplicity of anti-fuse circuits (24, 26, 28, N) connected across a voltage source (10) by a pair of conductors (16, 18). Each anti-fuse circuit comprising an anti-fuse (30) connected in series with a blow or control transistor (36) and a control circuit (44) for monitoring the status of the anti-fuse (30) at a voltage node (48) located between the anti-fuse (30) and blow transistor (36). When operating in a blow cycle, control circuit (44) provides an “on” signal to the gate (38) of blow transistor (36) only when a select signal is received at an input (46) of control circuit (44) and if anti-fuse (30) has not been blown. Therefore, after the anti-fuse (30) is blown, control circuit (44) turns off blow transistor (36) thereby providing a constant power source voltage across each anti-fuse circuit (24, 26, 28, N) regardless of the number of parallel anti-fuses which have been blown.Type: ApplicationFiled: December 14, 2001Publication date: June 19, 2003Applicant: Infineon Technologies North America CorporationInventors: Gunther Lehmann, Ulrich Frey, Oliver Weinfurtner
-
Publication number: 20030112677Abstract: A precharge command can be issued to a single bank or a precharge-all command can be issued to all banks of an integrated circuit memory device (e.g., DRAM circuit) at any time during normal operation of the device. Internal circuits are provided to decode the respective commands and send them to the different independent memory banks of the integrated circuit memory device. A local precharge control unit (or circuit) is present inside each of the memory banks that can receive and process the decoded precharge commands. If certain specified timing conditions are met, the local precharge control unit can issue and store a precharge request for a specific bank. The precharge request can be held back until all timing requirements are fulfilled. The precharge request can then be automatically executed.Type: ApplicationFiled: December 13, 2001Publication date: June 19, 2003Inventors: Gunther Lehmann, Thomas Boehler, Juei Lung Chen
-
Patent number: 6570794Abstract: A memory is provided having an array of rows and columns of memory cells. The memory includes plurality of sense amplifiers, each one having a true terminal and a compliment terminal. The memory also includes a plurality of pairs of twisted bit lines, each one of the pairs of lines being coupled to true and compliment terminals of a corresponding one of the plurality of sense amplifiers. A plurality of word lines is provided, each one being connected to a corresponding one of the rows of memory cells. An address logic section is fed by column address signals, fed to the bit lines, and row address signals, fed to the word lines, for producing invert/non-invert signals in accordance with the fed row and column address signals. The memory includes a plurality of inverters each one being coupled to a corresponding one of the sense amplifiers for inverting data fed to or read from the sense amplifier selectively in accordance with the invert/non-invert signals produced by the address logic.Type: GrantFiled: December 27, 2001Date of Patent: May 27, 2003Assignee: Infineon Technologies North America Corp.Inventors: Wolfgang Hokenmaier, Gunther Lehmann, Gerd Frankowsky, David R. Hanson
-
Publication number: 20030088815Abstract: A memory apparatus is configured by obtaining test information for each of group of memory locations within the memory apparatus, compressing the test information to produced compressed test information and, based on the compressed test information, replacing a group of redundant memory circuits respectively associated with the group of memory locations.Type: ApplicationFiled: November 5, 2001Publication date: May 8, 2003Inventors: Thomas Boehler, Gunther Lehmann
-
Patent number: 6549063Abstract: The present invention provides for evaluating a programmable anti-fuse element. For a programmable transistor anti-fuse, the gate of the anti-fuse is precharged with a predetermined voltage and/or current and the anti-fuse is subsequently evaluated. In one embodiment a precharge voltage sufficient to turn ON a transistor is provided to the gate. Here, an intact (unblown) transistor remains ON over a period of time and a damaged (blown) transistor dissipates the charge voltage and turns OFF. The status of the transistor is subsequently determined by evaluating the resistance between the drain and source. A high resistance indicates a blown condition and a low resistance indicates an unblown condition. In another embodiment, a small current is provided to the gate in which the small current is greater than a leakage current for an intact transistor and is less than a leakage current for a damaged transistor.Type: GrantFiled: January 11, 2002Date of Patent: April 15, 2003Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Ulrich Frey
-
Patent number: 6426911Abstract: A circuit for programming electrical fuses, in accordance with the present invention, includes a shift register including a plurality of latches. Each latch has a corresponding switch and a corresponding electrical fuse. A bit generator generates a single bit of a first state and all other bits of a second state. The bit generator propagates the generated bits into the shift register in accordance with a clock signal. Each switch enables conduction through the corresponding electrical fuse in accordance with the generated bits stored in the corresponding latch. A blow voltage line connects to the electrical fuses. The blow voltage line is activated to blow fuses in accordance with programming data such that the electrical fuses are programmed in accordance with the programming data when the single bit of the first state is stored in the latch corresponding to the fuse to be programmed.Type: GrantFiled: October 19, 2000Date of Patent: July 30, 2002Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Gabriel Daniel, Gerd Frankowsky
-
Patent number: 6404019Abstract: A sense amplifier for use with a dynamic random access memory is formed in a silicon integrated circuit. The pitch of an array of such sense amplifiers is equal to the pitch of pairs of bit lines of a memory array. Each array of sense amplifiers is formed from four rows of transistors of a given n or p-channel type Metal Oxide Semiconductor (MOS) transistor having a U-shaped gate electrode. The gate electrode of the transistors in each row of transistors of the sense amplifier is offset from those in a previous row by a preselected amount. The bit lines passing through the sense amplifier are straight, with no offsets to affect photolithographic performance, and no protuberances to increase the capacitance of the bit lines. Such an array of sense amplifiers has a size equivalent to the minimum size of the pairs of bit lines, and thus does not cause any increase in the width of the array of memory cells.Type: GrantFiled: September 29, 2000Date of Patent: June 11, 2002Assignee: Infineon Technologies AGInventors: Armin M. Reith, Tina Leidinger, Gunther Lehmann
-
Patent number: 6355968Abstract: A semiconductor device, in accordance with the present invention, includes a plurality of fuses disposed on a same level in a fuse bank. A plurality of conductive lines are routed through the fuse bank in between the fuses. A terminal via window is formed in a passivation layer over the plurality of conductive lines and over the plurality of fuses, the terminal via window being formed to expose the fuses in the fuse bank.Type: GrantFiled: August 10, 2000Date of Patent: March 12, 2002Assignee: Infineon Technologies AGInventors: Gunther Lehmann, Christoph Brintzinger
-
Patent number: 6353248Abstract: A method to optimize the size and filling of decoupling capacitors for very large scale integrated circuits (VLSI) using existing lithographic fillers. The method combines the automatic or manual generation of lithographic fill patterns with the forming of the capacitors. According to the method, when the chip layout is about to be finished, all remaining empty space on the chip gets identified by a layout tool. Then, the closest power-supply nets get extracted. All power supplies and their combinations are sorted in a connection table which determines the appropriate types of capacitances once the power-supply nets closest to the empty spaces extracted from the layout. The empty spaces are then assigned appropriate decoupling capacitances. Decoupling capacitors generated by the method are suitable for VLSI power supplies for noise reduction.Type: GrantFiled: April 28, 2000Date of Patent: March 5, 2002Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Armin M Reith, Louis Hsu, Henning Haffner, Gunther Lehmann
-
Patent number: 6232154Abstract: A method to optimize the size and filling of decoupling capacitors for very large scale integrated circuits (VLSI) using existing lithographic fillers. The method combines the automatic or manual generation of lithographic fill patterns with the forming of the capacitors. According to the method, when the chip layout is about to be finished, all remaining empty space on the chip gets identified by a layout tool. Then, the closest power-supply nets get extracted. All power supplies and their combinations are sorted in a connection table which determines the appropriate types of capacitances once the power-supply nets closest to the empty spaces extracted from the layout. The empty spaces are then assigned appropriate decoupling capacitances. Decoupling capacitors generated by the method are suitable for VLSI power supplies for noise reduction.Type: GrantFiled: November 18, 1999Date of Patent: May 15, 2001Assignee: Infineon Technologies North America Corp.Inventors: Armin M. Reith, Louis Hsu, Henning Haffner, Gunther Lehmann