Patents by Inventor Henry Chin
Henry Chin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11605436Abstract: Countermeasure method for programming a non-defective plane of a non-volatile memory experiencing a neighbor plane disturb, comprising, once a first plane is determined to have completed programming of a current state but where not all planes have completed the programming, a loop count is incremented and a determination is made as to whether the loop count exceeds a threshold. If so, programming of the incomplete plane(s) is ceased and programming of the completed plane(s) is resumed by suspending the loop count and bit scan mode, and, on a next program pulse, applying a pre-determined rollback voltage to decrement a program voltage bias. The loop count and bit scan mode are resumed once a threshold voltage level equals a program voltage bias when the loop count was last incremented. BSPF criterion is applied for each programmed state. Advancement to the next loop only occurs if a programmed state is determined incomplete.Type: GrantFiled: June 21, 2021Date of Patent: March 14, 2023Assignee: SanDisk Technologies LLCInventors: Henry Chin, Hua-Ling Hsu, Liang Li, Xuan Tian, Fanglin Zhang, Guanhua Yin
-
Publication number: 20230066972Abstract: A memory device that includes a plurality of memory cells arranged in an array is provided. A control circuitry is configured to program a single bit of data in each memory cell of the plurality of memory cells. The control circuitry is further configured to program a first set of memory cells of the plurality of memory cells using a first programming operation that includes a single programming pulse and no verify pulse and program a second set of memory cells of the plurality of memory cells using a second programming operation that includes at least one programming loop with a programming pulse and a verify pulse.Type: ApplicationFiled: August 24, 2021Publication date: March 2, 2023Applicant: SanDisk Technologies LLCInventors: Yu-Chung Lien, Henry Chin, Erika Penzo
-
Publication number: 20230041476Abstract: Technology is provided for extending the useful life of a block of memory cells by changing an operating parameter in a physical region of the block that is more susceptible to wear than other regions. Changing the operating parameter in the physical region extends the life of that region, which extends the life of the block. The operating parameter may be, for example, a program voltage step size or a storage capacity of the memory cells. For example, using a smaller program voltage step size in a sub-block that is more susceptible to wear extends the life of that sub-block, which extends the life of the block. For example, programming memory cells to fewer bits per cell in the region of the block (e.g., sub-block, word line) that is more susceptible to wear extends the useful life of that region, which extends the life of the block.Type: ApplicationFiled: August 3, 2021Publication date: February 9, 2023Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Peter Rabkin, Henry Chin, Ken Oowada, Dengtao Zhao, Gerrit Jan Hemink
-
Publication number: 20220406383Abstract: Techniques disclosed herein cope with temperature effects in non-volatile memory systems. A control circuit is configured to sense a current temperature of the memory system and read, verify, program, and erase data in non-volatile memory cells by modifying one or more read/verify/program/erase parameters based on a temperature compensation value. The control circuit is further configured to read, verify, program, and erase data by accessing a historical temperature value stored in the memory system, the historical temperature value comprising a temperature at which a previous read, verify, program or erase occurred and measuring a current temperature value. The control circuit determines the temperature compensation value by applying a smoothing function.Type: ApplicationFiled: June 18, 2021Publication date: December 22, 2022Applicant: SanDisk Technologies LLCInventors: Henry Chin, Hua-Ling Cynthia Hsu, Wei Zhao, Fanglin Zhang
-
Publication number: 20220406380Abstract: An apparatus is provided that includes a plurality of word lines that include a plurality of word line zones, a plurality of non-volatile memory cells coupled to the plurality of word lines, and a control circuit coupled to the non-volatile memory cells. The control circuit is configured to determine a corresponding initial program voltage for each of the word line zones. Each corresponding initial program voltage is determined based on a number of program erase cycles.Type: ApplicationFiled: June 18, 2021Publication date: December 22, 2022Applicant: SanDisk Technologies LLCInventors: Erika Penzo, Han-Ping Chen, Henry Chin
-
Publication number: 20220399061Abstract: Countermeasure method for programming a non-defective plane of a non-volatile memory experiencing a neighbor plane disturb, comprising, once a first plane is determined to have completed programming of a current state but where not all planes have completed the programming, a loop count is incremented and a determination is made as to whether the loop count exceeds a threshold. If so, programming of the incomplete plane(s) is ceased and programming of the completed plane(s) is resumed by suspending the loop count and bit scan mode, and, on a next program pulse, applying a pre-determined rollback voltage to decrement a program voltage bias. The loop count and bit scan mode are resumed once a threshold voltage level equals a program voltage bias when the loop count was last incremented. BSPF criterion is applied for each programmed state. Advancement to the next loop only occurs if a programmed state is determined incomplete.Type: ApplicationFiled: June 21, 2021Publication date: December 15, 2022Applicant: SanDisk Technologies LLCInventors: Henry Chin, Hua-Ling Hsu, Liang Li, Xuan Tian, Fanglin Zhang, Guanhua Yin
-
Publication number: 20220392551Abstract: Apparatus and methods are described to program memory cells and control bit line discharge schemes during programming based on the data pattern. The memory controller can predict program data pattern based on SLC pulse number and TLC data completion signals and use these signals to adjust when the inhibited bit lines can discharge. Once a TLC program operation have more one data, the memory controller will enable EQVDDSA_PROG to equalize to VDDSA, and then discharge. In SLC program, the memory controller will enable EQVDDSA_PROG only in first program pulse and disable it thereafter.Type: ApplicationFiled: June 2, 2021Publication date: December 8, 2022Applicant: SanDisk Technologies LLCInventors: Hua-Ling Hsu, Henry Chin, Han-Ping Chen, Erika Penzo, Fanglin Zhang
-
Patent number: 11521691Abstract: Apparatus and methods are described to program memory cells and control bit line discharge schemes during programming based on the data pattern. The memory controller can predict program data pattern based on SLC pulse number and TLC data completion signals and use these signals to adjust when the inhibited bit lines can discharge. Once a TLC program operation have more one data, the memory controller will enable EQVDDSA_PROG to equalize to VDDSA, and then discharge. In SLC program, the memory controller will enable EQVDDSA_PROG only in first program pulse and disable it thereafter.Type: GrantFiled: June 2, 2021Date of Patent: December 6, 2022Assignee: SanDisk Technologies LLCInventors: Hua-Ling Hsu, Henry Chin, Han-Ping Chen, Erika Penzo, Fanglin Zhang
-
Publication number: 20220284964Abstract: An apparatus includes a plurality of solid-state storage elements, a plurality of control lines coupled to the plurality of solid-state storage elements, and control circuitry in communication with the plurality of control lines. The control circuitry is configured to during a first phase of a control line pre-charging stage, charge one or more unselected control lines of the plurality of control lines using a regulated charging current for a period of time based at least in part on a predicted parasitic capacitance associated with the programming state of the control lines, and during a second phase of the control line pre-charging stage, charge the one or more unselected bit lines to an inhibit voltage level using an unregulated charging current.Type: ApplicationFiled: March 3, 2021Publication date: September 8, 2022Applicant: SanDisk Technologies LLCInventors: Yanjie Wang, Henry Chin, Guirong Liang, Jianzhi Wu
-
Publication number: 20220283950Abstract: Storage device programming methods, systems and devices are described. A method may generate a mapping of data based on a set of data, the mapping of data including a first mapped data and a second mapped data. The method may include performing a first programming operation to write, in a first mode, the first mapped data to the memory device. The method may include storing the second mapped data to a cache. The method may include generating a second set of data, based on an inverse mapping of the mapping of data including the second mapped data from the cache and the first mapped data from the memory device, for writing, in a second mode, to the memory device, wherein the second set of data includes the set of data, and the first mode and the second mode correspond to different modes of writing to the memory device.Type: ApplicationFiled: May 17, 2022Publication date: September 8, 2022Applicant: Western Digital Technologies, Inc.Inventors: Bernie RUB, Mostafa EL GAMAL, Niranjay RAVINDRAN, Richard David BARNDT, Henry CHIN, Ravi J. KUMAR, James FITZPATRICK
-
Patent number: 11372765Abstract: Storage device programming methods, systems and devices are described. A method may generate a mapping of data based on a set of data, the mapping of data including a first mapped data and a second mapped data. The method may include performing a first programming operation to write, in a first mode, the first mapped data to the memory device. The method may include storing the second mapped data to a cache. The method may include generating a second set of data, based on an inverse mapping of the mapping of data including the second mapped data from the cache and the first mapped data from the memory device, for writing, in a second mode, to the memory device, wherein the second set of data includes the set of data, and the first mode and the second mode correspond to different modes of writing to the memory device.Type: GrantFiled: June 18, 2020Date of Patent: June 28, 2022Assignee: Western Digital Technologies, Inc.Inventors: Bernie Rub, Mostafa El Gamal, Niranjay Ravindran, Richard David Barndt, Henry Chin, Ravi J. Kumar, James Fitzpatrick
-
Patent number: 11244734Abstract: A memory apparatus and method of operation is provided. The apparatus includes memory cells coupled to a control circuit. The control circuit is configured to perform a first programming stage including iteratively programming each of the memory cells to first program states and verifying that the memory cells have a threshold voltage above one of a plurality of first verify voltages corresponding to the first program states. The first programming stage ends before all of the memory cells are verified thereby leaving a fraction of the memory cells below the one of the plurality of first verify voltages. The control circuit also performs a second programming stage including iteratively programming each of the memory cells to second program states and verifying that at least a predetermined number of the memory cells have the threshold voltage above one of a plurality of second verify voltages corresponding to the second program states.Type: GrantFiled: December 27, 2019Date of Patent: February 8, 2022Assignee: SanDisk Technologies LLCInventors: Ashish Baraskar, Henry Chin, Ching-Huang Lu
-
Patent number: 11205493Abstract: Apparatuses and techniques are described for reducing read disturb in a memory device by reducing the channel gradient and therefore reducing the charge injection to the memory cell. Channels of unselected NAND strings are boosted before reading memory cells in selected NAND strings. The boosting involves applying a positive voltage to source ends and drain ends of the unselected NAND strings, while drain-side select gate transistors are turned on and then off and a voltage signal of non-adjacent word lines of a selected word line, WLn, increases to a read pass voltage. A voltage signal of adjacent word lines of WLn is increased to a peak level to increase the channel conduction for faster read, where the peak level is less than the read pass voltage, decreased to a reduced level to reduce a channel gradient and therefore reduce a read disturb, then increased to the read pass voltage.Type: GrantFiled: October 26, 2020Date of Patent: December 21, 2021Assignee: SanDisk Technologies LLCInventors: Abu Naser Zainuddin, Henry Chin, Jiahui Yuan
-
Publication number: 20210383870Abstract: A storage device including control circuitry, communicatively coupled to a non-volatile memory, configured to perform a programming operation to program a set of memory cells. The control circuitry, when performing the programming operation, may be configured to apply a set of biased program voltages to lines connecting to respective memory cells in an array. The set of biased program voltages may have values that are based on positions of the respective memory cells within the array relative to an outer memory string group of a set of memory string groups.Type: ApplicationFiled: June 4, 2020Publication date: December 9, 2021Applicant: SanDisk Technologies LLCInventors: Huai-Yuan Tseng, Henry Chin, Deepanshu Dutta
-
Publication number: 20210383879Abstract: A memory apparatus and method of operation is provided. The apparatus includes selected memory cells coupled to a selected word line and each storing a threshold voltage representative of a selected cell data programmed in a program-verify operation. Unselected memory cells are coupled to a neighbor word line disposed adjacent the selected word line. A control circuit is coupled to the selected and unselected memory cells and configured to ramp from at least one initial voltage applied to the neighbor word line directly to a target neighbor verify voltage without exceeding or falling below the target neighbor verify voltage thereby assisting the selected word line reach at least one verify reference voltage used in verifying the threshold voltage of the selected memory cells during at least one verify stage of the program-verify operation following a program operation of the program-verify operation.Type: ApplicationFiled: June 5, 2020Publication date: December 9, 2021Applicant: SanDisk Technologies LLCInventors: Lei Lin, Wei Zhao, Henry Chin, Yen-Lung Li
-
Patent number: 11139031Abstract: A storage device is disclosed herein. The storage device comprises a block including a plurality of memory cells and a circuit coupled to the plurality of memory cells of the block. The circuit is configured to determine data states for a first set of memory cells of a neighboring word line of the set of word lines, determine a bit line voltage bias and a sense time for a memory cell of a second set of memory cells of the selected word line based on a data state determined for a memory cell for each memory cell of the second set of memory cells, and perform a verify operation on the selected word line using the bit line voltage bias and the sense time determined for each memory cell of the second set of memory cells.Type: GrantFiled: June 17, 2020Date of Patent: October 5, 2021Assignee: SanDisk Technologies LLCInventors: Han-Ping Chen, Guirong Liang, Henry Chin
-
Patent number: 11101001Abstract: A non-volatile memory system includes a control circuit connected to non-volatile memory cells. The control circuit is configured to simultaneously program memory cells connected to different word lines that are in different sub-blocks of different blocks in different planes of a die.Type: GrantFiled: June 28, 2018Date of Patent: August 24, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Henry Chin, Zhenming Zhou
-
Patent number: 11087849Abstract: A non-volatile memory system includes a control circuit connected to non-volatile memory cells. The control circuit is configured to simultaneously program memory cells connected to different word lines that are in different sub-blocks of different blocks in different planes of a die.Type: GrantFiled: June 28, 2018Date of Patent: August 10, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Henry Chin, Zhenming Zhou
-
Publication number: 20210202022Abstract: A memory apparatus and method of operation is provided. The apparatus includes memory cells coupled to a control circuit. The control circuit is configured to perform a first programming stage including iteratively programming each of the memory cells to first program states and verifying that the memory cells have a threshold voltage above one of a plurality of first verify voltages corresponding to the first program states. The first programming stage ends before all of the memory cells are verified thereby leaving a fraction of the memory cells below the one of the plurality of first verify voltages. The control circuit also performs a second programming stage including iteratively programming each of the memory cells to second program states and verifying that at least a predetermined number of the memory cells have the threshold voltage above one of a plurality of second verify voltages corresponding to the second program states.Type: ApplicationFiled: December 27, 2019Publication date: July 1, 2021Applicant: SanDisk Technologies LLCInventors: Ashish Baraskar, Henry Chin, Ching-Huang Lu
-
Patent number: 11049578Abstract: Non-volatile memory cells are programmed by applying a programming signal as a series of programming voltage pulses (or other doses of programming) to selected memory cells and verifying the memory cells between programming voltage pulses. To achieve tighter threshold voltage distributions, a coarse/fine programming process is used that includes a two step verification between programming voltage pulses comprising an intermediate verify condition and a final verify condition. Memory cells being programmed that have reached the intermediate verify condition are slowed down for further programming. Memory cells being programmed that have reached the final verify condition are inhibited from further programming. To reduce the number of verify operations performed, a system is proposed for skipping verification at the intermediate verify condition for some programming voltage pulses and skipping verification at the final verify condition for some programming voltage pulses.Type: GrantFiled: February 19, 2020Date of Patent: June 29, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Shota Murai, Henry Chin