Patents by Inventor Hidenori Fujii
Hidenori Fujii has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20200027952Abstract: The semiconductor device includes: an epitaxial layer of a first conductivity type formed on a first principal surface of a semiconductor substrate; a first semiconductor region of the first conductivity type formed from an outermost surface to an inner portion of the epitaxial layer; and a third semiconductor region of a second conductivity type formed from a bottom surface of the first semiconductor region to an inner portion of the semiconductor substrate. The method includes: (a) polishing a second principal surface opposite to the first principal surface of the semiconductor substrate above which at least a source region, a drain region, and a gate electrode are formed to thin the substrate; and (b) ion-implanting impurities of the second conductivity type from the second principal surface of the polished semiconductor substrate to form the third semiconductor region.Type: ApplicationFiled: June 18, 2019Publication date: January 23, 2020Applicant: Mitsubishi Electric CorporationInventors: Shigenori KIDO, Hidenori FUJII
-
Patent number: 10510904Abstract: A p type anode layer is formed on a front surface of an n type drift layer in an active region. An n type buffer layer is formed on a rear surface of the n? type drift layer. An n type cathode layer and a p type cathode layer are formed side by side on a rear surface of the n type buffer layer. An n type layer is formed on the rear surface of the n type buffer layer in a boundary region between the active region and the terminal region side by side with the n type cathode layer and the p type cathode layer. An extending distance of the n type layer to the active region side with an end portion of the active region as a starting point is represented by WGR1, and WGR1 satisfies 10 ?m?WGR1?500 ?m.Type: GrantFiled: February 9, 2015Date of Patent: December 17, 2019Assignee: Mitsubishi Electric CorporationInventors: Fumihito Masuoka, Hidenori Fujii
-
Publication number: 20190280613Abstract: Provided is a technique for preventing a peak current during recovery while enhancing breakdown voltage. A semiconductor device includes the following: a p?-type anode layer having a uniform p-type impurity concentration; an n?-type layer having a distributed n-type impurity concentration; and an n+-type layer disposed with the n?-type layer interposed between the n+-type layer and the p?-type anode layer, the n+-type layer having an n-type impurity concentration that is higher than that of the n?-type layer and is uniform. The n-type impurity concentration of the n?-type layer in a portion on the p?-type-anode-layer side is lower than the p-type impurity concentration of the p?-type anode layer.Type: ApplicationFiled: December 11, 2018Publication date: September 12, 2019Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 10234029Abstract: A controller of an oil pressure control system for an automatic transmission, the system including: a manual valve having a sleeve and a spool and changing an oil passage to the automatic transmission; a detent lever having engagement grooves and positioning the spool; an engagement member including an engagement unit for the grooves and a bias unit biasing the engagement unit; and a motor rotating the detent lever, comprises: a shift range detecting unit; a range switch determining unit determining whether the shift range is switched; a temperature detecting unit; a temperature determining unit determining whether environmental temperature is lower than a predetermined temperature; and a power controlling unit supplying, to the motor, power for setting a maximum value of a rotary torque of rotating the detent lever to be a predetermined value when the shift range is switched and the environmental temperature is lower than the predetermined temperature.Type: GrantFiled: December 6, 2016Date of Patent: March 19, 2019Assignee: DENSO CORPORATIONInventor: Hidenori Fujii
-
Publication number: 20180158963Abstract: The technique disclosed in the Description adjusts a modulation level to enable prevention of partial concentration of carriers in a recovery operation. A semiconductor device includes: a semiconductor layer of a first conductivity type; a first impurity layer of the first conductivity type, the first impurity layer being partially diffused in an underside of the semiconductor layer and higher in impurity concentration than the semiconductor layer; and a plurality of second impurity layers of a second conductivity type, the second impurity layers being partially diffused in a surface of the semiconductor layer, wherein the first impurity layer is formed, in a plan view, between the second impurity layers and in a position that does not overlap the second impurity layers, and only the semiconductor layer exists between the second impurity layers in the surface of the semiconductor layer.Type: ApplicationFiled: September 25, 2015Publication date: June 7, 2018Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 9991212Abstract: A semiconductor device includes; a semiconductor substrate including a major surface; a first diffusion region in the major surface in a main cell region; a second diffusion region in the major surface in a terminal region; an insulating film on the major surface and having first and second contact holes on the first and second diffusion regions respectively; a first electrode in the first contact hole and connected to the first diffusion region; a second electrode in the second contact hole and connected to the second diffusion region; a semi-insulating film covering the second electrode; and a third electrode on the first electrode, wherein the first and second electrodes are made of the same material, the first electrode does not completely fill the first contact hole, the second electrode completely fills the second contact hole, and the third electrode completely fills the first contact hole.Type: GrantFiled: September 6, 2016Date of Patent: June 5, 2018Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 9960158Abstract: A semiconductor device includes a multilayer structure including an n? i layer, a p anode layer formed on the front surface of the n? i layer, an n? buffer layer formed on the back surface of the n? i layer, an n+ cathode layer and a p collector layer formed on the back surface of the n? buffer layer or on the back surfaces of the n? i layer and the n? buffer layer such that the n+ cathode layer and the p collector layer are adjacent to each other in a plan view or adjacent portions thereof overlap each other in a plan view, a front surface electrode, and a back surface electrode. A vertical position in the multilayer structure of the n+ cathode layer in the multilayer structure differs from that of the p collector layer.Type: GrantFiled: April 6, 2017Date of Patent: May 1, 2018Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Publication number: 20180090487Abstract: A semiconductor device includes a multilayer structure including an n? i layer, a p anode layer formed on the front surface of the n? i layer, an n? buffer layer formed on the back surface of the n? i layer, an n+ cathode layer and a p collector layer formed on the back surface of the n? buffer layer or on the back surfaces of the n? i layer and the n? buffer layer such that the n+ cathode layer and the p collector layer are adjacent to each other in a plan view or adjacent portions thereof overlap each other in a plan view, a front surface electrode, and a back surface electrode. A vertical position in the multilayer structure of the n+ cathode layer in the multilayer structure differs from that of the p collector layer.Type: ApplicationFiled: April 6, 2017Publication date: March 29, 2018Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Publication number: 20170263785Abstract: A p type anode layer is formed on a front surface of an n type drift layer in an active region. An n type buffer layer is formed on a rear surface of the n? type drift layer. An n type cathode layer and a p type cathode layer are formed side by side on a rear surface of the n type buffer layer. An n type layer is formed on the rear surface of the n type buffer layer in a boundary region between the active region and the terminal region side by side with the n type cathode layer and the p type cathode layer. An extending distance of the n type layer to the active region side with an end portion of the active region as a starting point is represented by WGR1, and WGR1 satisfies 10 ?m?WGR1?500 ?m.Type: ApplicationFiled: February 9, 2015Publication date: September 14, 2017Applicant: Mitsubishi Electric CorporationInventors: Fumihito MASUOKA, Hidenori FUJII
-
Publication number: 20170256503Abstract: A semiconductor device includes; a semiconductor substrate including a major surface; a first diffusion region in the major surface in a main cell region; a second diffusion region in the major surface in a terminal region; an insulating film on the major surface and having first and second contact holes on the first and second diffusion regions respectively; a first electrode in the first contact hole and connected to the first diffusion region; a second electrode in the second contact hole and connected to the second diffusion region; a semi-insulating film covering the second electrode; and a third electrode on the first electrode, wherein the first and second electrodes are made of the same material, the first electrode does not completely fill the first contact hole, the second electrode completely fills the second contact hole, and the third electrode completely fills the first contact hole.Type: ApplicationFiled: September 6, 2016Publication date: September 7, 2017Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Publication number: 20170159810Abstract: A controller of an oil pressure control system for an automatic transmission, the system including: a manual valve having a sleeve and a spool and changing an oil passage to the automatic transmission; a detent lever having engagement grooves and positioning the spool; an engagement member including an engagement unit for the grooves and a bias unit biasing the engagement unit; and a motor rotating the detent lever, comprises: a shift range detecting unit; a range switch determining unit determining whether the shift range is switched; a temperature detecting unit; a temperature determining unit determining whether environmental temperature is lower than a predetermined temperature; and a power controlling unit supplying, to the motor, power for setting a maximum value of a rotary torque of rotating the detent lever to be a predetermined value when the shift range is switched and the environmental temperature is lower than the predetermined temperature.Type: ApplicationFiled: December 6, 2016Publication date: June 8, 2017Inventor: Hidenori FUJII
-
Patent number: 9508872Abstract: An IGBT (15) is formed in a semiconductor substrate (1). A temperature sense diode (17) made of polysilicon or amorphous silicon is formed on the semiconductor substrate (1). After forming the IGBT (15), the temperature sense diode (17) is divided into a plurality of diodes by selectively oxidizing or sublimating part of the temperature sense diode (17). Thus, influences of variations in finished dimension of polysilicon on the characteristics can be eliminated. As a result, it is possible to reduce the size while reducing characteristic variations.Type: GrantFiled: July 11, 2013Date of Patent: November 29, 2016Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Publication number: 20160079442Abstract: An IGBT (15) is formed in a semiconductor substrate (1). A temperature sense diode (17) made of polysilicon or amorphous silicon is formed on the semiconductor substrate (1). After forming the IGBT (15), the temperature sense diode (17) is divided into a plurality of diodes by selectively oxidizing or sublimating part of the temperature sense diode (17). Thus, influences of variations in finished dimension of polysilicon on the characteristics can be eliminated. As a result, it is possible to reduce the size while reducing characteristic variations.Type: ApplicationFiled: July 11, 2013Publication date: March 17, 2016Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 9240358Abstract: A semiconductor device includes: a semiconductor substrate; a first insulating film on a surface of the semiconductor substrate; a temperature sensing diode on the first insulating film; a trench extending inward from the surface of the semiconductor substrate; and a trench electrode embedded in the trench via a second insulating film and connected to the temperature sensing diode.Type: GrantFiled: February 21, 2014Date of Patent: January 19, 2016Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Hidenori Fujii
-
Patent number: 9054039Abstract: A semiconductor device includes: a substrate; a lower wiring on the substrate; an inter-layer insulating film covering the lower wiring; first and second upper wirings on the inter-layer insulating film and separated from each other; and a semi-insulating protective film covering the first and second upper wirings, wherein the protective film is not provided in a region right above the lower wiring and between the first upper wiring and the second upper wiring.Type: GrantFiled: July 30, 2014Date of Patent: June 9, 2015Assignee: MITSUBISHI ELECTRIC CORPORATIONInventor: Hidenori Fujii
-
Publication number: 20140353665Abstract: A semiconductor device includes: a semiconductor substrate; a first insulating film on a surface of the semiconductor substrate; a temperature sensing diode on the first insulating film; a trench extending inward from the surface of the semiconductor substrate; and a trench electrode embedded in the trench via a second insulating film and connected to the temperature sensing diode.Type: ApplicationFiled: February 21, 2014Publication date: December 4, 2014Applicant: MITSUBISHI ELECTRIC CORPORATIONInventor: Hidenori FUJII
-
Publication number: 20140339674Abstract: A semiconductor device includes: a substrate; a lower wiring on the substrate; an inter-layer insulating film covering the lower wiring; first and second upper wirings on the inter-layer insulating film and separated from each other; and a semi-insulating protective film covering the first and second upper wirings, wherein the protective film is not provided in a region right above the lower wiring and between the first upper wiring and the second upper wiring.Type: ApplicationFiled: July 30, 2014Publication date: November 20, 2014Applicant: Mitsubishi Electric CorporationInventor: Hidenori FUJII
-
Patent number: 8872346Abstract: A semiconductor device includes: a substrate; a lower wiring on the substrate; an inter-layer insulating film covering the lower wiring; first and second upper wirings on the inter-layer insulating film and separated from each other; and a semi-insulating protective film covering the first and second upper wirings, wherein the protective film is not provided in a region right above the lower wiring and between the first upper wiring and the second upper wiring.Type: GrantFiled: September 20, 2011Date of Patent: October 28, 2014Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 8841175Abstract: A method for manufacturing a vertical trench IGBT includes: forming a body layer of a second conductivity type on a semiconductor substrate of a first conductivity type; forming a trench passing through the body layer; forming a trench gate in the trench via a gate insulating film; forming a polysilicon film containing an impurity of a first conductivity type on the body layer; diffusing the impurity from the polysilicon film into the body layer to form an emitter layer of a first conductivity type on the body layer; and forming a collector layer of a second conductivity type on a lower surface of the semiconductor substrate.Type: GrantFiled: September 14, 2012Date of Patent: September 23, 2014Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii
-
Patent number: 8829519Abstract: A PIN diode includes an anode electrode, a P layer, an I layer, an N layer and a cathode electrode. A polysilicon film is formed in a region near the pn junction or n+n junction where the density of carriers implanted in a forward bias state is relatively high, as a predetermined film having a crystal defect serving as a recombination center. The lifetime can thus be controlled precisely.Type: GrantFiled: March 19, 2008Date of Patent: September 9, 2014Assignee: Mitsubishi Electric CorporationInventor: Hidenori Fujii