Patents by Inventor Hidetoshi Tanaka
Hidetoshi Tanaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10971581Abstract: A semiconductor device has transistors formed on a substrate and including first and second impurity regions of a first conductivity type, a guard ring of a second conductivity type formed on the substrate and surrounding the transistors in a plan view, a wiring formed on and electrically connected to the guard ring, and a ground wiring formed on the wiring and electrically connected to the wiring and the second impurity region. In a plan view, the transistor includes a first part having a distance that is a first distance from the guard ring, and a second part having a distance that is a second distance shorter than the first distance from the guard ring. In a plan view, the first part is located at a position separated from the ground wiring, and the second part is located at a position overlapping the ground wiring.Type: GrantFiled: October 11, 2019Date of Patent: April 6, 2021Assignee: SOCIONEXT INC.Inventor: Hidetoshi Tanaka
-
Publication number: 20200388615Abstract: A semiconductor device includes: a semiconductor substrate; a VNW transistor being a functional element provided with a first projection formed on the semiconductor substrate, having a semiconductor material, and having a lower end and an upper end; a dummy functional element provided with a second projection formed on the semiconductor substrate, having a semiconductor material, having a lower end and an upper end, and arranged side by side with the first projection; and a first wiring formed above the first projection and above the second projection, electrically connected to the upper end of the first projection, and electrically isolated from the upper end of the second projection. Consequently, the semiconductor device capable of suppressing variation in characteristics of the VNW transistors is realized.Type: ApplicationFiled: August 25, 2020Publication date: December 10, 2020Inventor: Hidetoshi TANAKA
-
Publication number: 20200381416Abstract: An ESD protection diode in a semiconductor device includes: a semiconductor substrate; a diode group that has a plurality of grouped VNW diodes, each of the VNW diodes having a VNW having a lower end and an upper end, that are formed on the semiconductor substrate and have a semiconductor material; and a top plate that is formed above the diode group and is a conductive layer electrically connected to the upper ends of the VNWs of the respective VNW diodes, and there is fabricated the semiconductor device that is capable of, even when large current flows through the VNW diode, suppressing current concentration and preventing damage of the VNW diode.Type: ApplicationFiled: August 21, 2020Publication date: December 3, 2020Inventor: Hidetoshi Tanaka
-
Patent number: 10854710Abstract: A semiconductor device includes a first transistor formed on a substrate and including first and second impurity regions, a second transistor formed on the substrate and including a third impurity region electrically connected to the second impurity region, and a fourth impurity region, a power supply terminal electrically connected to the first impurity region, a ground terminal electrically connected to the fourth impurity region, a first guard ring surrounding the first transistor in a plan view and electrically connected to the ground terminal, and a second guard ring surrounding the second transistor in a plan view and electrically connected to the ground terminal. A conductivity type of the first through fourth impurity regions is different from a conductivity type of the first and second guard rings. The second guard ring has a width narrower than a width of the first guard ring in a plan view.Type: GrantFiled: September 6, 2019Date of Patent: December 1, 2020Assignee: SOCIONEXT, INC.Inventor: Hidetoshi Tanaka
-
Publication number: 20200347289Abstract: To provide a resin molded product, a method for producing the same, and a wavelength conversion member that can suppress a decrease in the light conversion efficiency. The resin molded product of the present invention contains quantum dots and resin, the resin includes two or more components and is molded through extrusion molding or injection molding. In the present invention, the two or more components of the resin are preferably amorphous transparent resin that are incompatible. In the present invention, the quantum dots preferably include two or more types of quantum dots with different fluorescence wavelengths, and the respective types of quantum dots are dispersed in different resin phases.Type: ApplicationFiled: October 16, 2018Publication date: November 5, 2020Applicant: NS MATERIALS INC.Inventors: Kazunori IIDA, Emi TSUTSUMI, Hidetoshi TANAKA
-
Publication number: 20200203334Abstract: An ESD protection circuit includes a first fin structure having fins of a first conductivity type and a second fin structure having fins of a second conductivity type, the second fin structure being opposed to the first fin structure. A first power interconnect connected with the first fin structure and a signal interconnect connected with the second fin structure are formed in a first interconnect layer, and a second power interconnect connected with the first power interconnect is formed in a second interconnect layer. The width occupied by the second fin structure is greater than that of the first fin structure, and the width of the signal interconnect is greater than that of the first power interconnect.Type: ApplicationFiled: February 27, 2020Publication date: June 25, 2020Inventors: Chika ITO, Isaya SOBUE, Hidetoshi TANAKA
-
Publication number: 20200044017Abstract: A semiconductor device has transistors formed on a substrate and including first and second impurity regions of a first conductivity type, a guard ring of a second conductivity type formed on the substrate and surrounding the transistors in a plan view, a wiring formed on and electrically connected to the guard ring, and a ground wiring formed on the wiring and electrically connected to the wiring and the second impurity region. In a plan view, the transistor includes a first part having a distance that is a first distance from the guard ring, and a second part having a distance that is a second distance shorter than the first distance from the guard ring. In a plan view, the first part is located at a position separated from the ground wiring, and the second part is located at a position overlapping the ground wiring.Type: ApplicationFiled: October 11, 2019Publication date: February 6, 2020Inventor: Hidetoshi TANAKA
-
Publication number: 20190393302Abstract: A semiconductor device includes a first transistor formed on a substrate and including first and second impurity regions, a second transistor formed on the substrate and including a third impurity region electrically connected to the second impurity region, and a fourth impurity region, a power supply terminal electrically connected to the first impurity region, a ground terminal electrically connected to the fourth impurity region, a first guard ring surrounding the first transistor in a plan view and electrically connected to the ground terminal, and a second guard ring surrounding the second transistor in a plan view and electrically connected to the ground terminal. A conductivity type of the first through fourth impurity regions is different from a conductivity type of the first and second guard rings. The second guard ring has a width narrower than a width of the first guard ring in a plan view.Type: ApplicationFiled: September 6, 2019Publication date: December 26, 2019Inventor: Hidetoshi TANAKA
-
Patent number: 10483348Abstract: A semiconductor device has transistors formed on a substrate and including first and second impurity regions of a first conductivity type, a guard ring of a second conductivity type formed on the substrate and surrounding the transistors in a plan view, a wiring formed on and electrically connected to the guard ring, and a ground wiring faulted on the wiring and electrically connected to the wiring and the second impurity region. In a plan view, the transistor includes a first part having a distance that is a first distance from the guard ring, and a second part having a distance that is a second distance shorter than the first distance from the guard ring. In a plan view, the first part is located at a position separated from the ground wiring, and the second part is located at a position overlapping the ground wiring.Type: GrantFiled: May 17, 2018Date of Patent: November 19, 2019Assignee: SOCIONEXT, INC.Inventor: Hidetoshi Tanaka
-
Patent number: 10461150Abstract: A semiconductor device includes a first transistor formed on a substrate and including first and second impurity regions, a second transistor formed on the substrate and including a third impurity region electrically connected to the second impurity region, and a fourth impurity region, a power supply terminal electrically connected to the first impurity region, a ground terminal electrically connected to the fourth impurity region, a first guard ring surrounding the first transistor in a plan view and electrically connected to the ground terminal, and a second guard ring surrounding the second transistor in a plan view and electrically connected to the ground terminal. A conductivity type of the first through fourth impurity regions is different from a conductivity type of the first and second guard rings. The second guard ring has a width narrower than a width of the first guard ring in a plan view.Type: GrantFiled: May 7, 2018Date of Patent: October 29, 2019Assignee: SOCIONEXT INC.Inventor: Hidetoshi Tanaka
-
Publication number: 20180342575Abstract: A semiconductor device has transistors formed on a substrate and including first and second impurity regions of a first conductivity type, a guard ring of a second conductivity type formed on the substrate and surrounding the transistors in a plan view, a wiring formed on and electrically connected to the guard ring, and a ground wiring faulted on the wiring and electrically connected to the wiring and the second impurity region. In a plan view, the transistor includes a first part having a distance that is a first distance from the guard ring, and a second part having a distance that is a second distance shorter than the first distance from the guard ring. In a plan view, the first part is located at a position separated from the ground wiring, and the second part is located at a position overlapping the ground wiring.Type: ApplicationFiled: May 17, 2018Publication date: November 29, 2018Inventor: Hidetoshi TANAKA
-
Publication number: 20180337231Abstract: A semiconductor device includes a first transistor formed on a substrate and including first and second impurity regions, a second transistor formed on the substrate and including a third impurity region electrically connected to the second impurity region, and a fourth impurity region, a power supply terminal electrically connected to the first impurity region, a ground terminal electrically connected to the fourth impurity region, a first guard ring surrounding the first transistor in a plan view and electrically connected to the ground terminal, and a second guard ring surrounding the second transistor in a plan view and electrically connected to the ground terminal. A conductivity type of the first through fourth impurity regions is different from a conductivity type of the first and second guard rings. The second guard ring has a width narrower than a width of the first guard ring in a plan view.Type: ApplicationFiled: May 7, 2018Publication date: November 22, 2018Inventor: Hidetoshi TANAKA
-
Patent number: 9893237Abstract: A light emitting element includes a semiconductor layer; an upper electrode disposed on an upper surface of the semiconductor layer; and a lower electrode disposed on a lower surface of the semiconductor later. In a plan view, the upper electrode includes a first extending portion extending in an approximately rectangular shape along an outer periphery of the semiconductor layer, a first pad portion connected to a first side among four sides of the first extending portion, a second pad portion connected to a second side that is opposite to the first side, among the four sides of the first extending portion, and a second extending portion and a third extending portion, each disposed in a region surrounded by the first extending portion, the second extending portion and the third extending portion each connecting the first pad portion and the second pad portion.Type: GrantFiled: December 13, 2016Date of Patent: February 13, 2018Assignee: NICHIA CORPORATIONInventor: Hidetoshi Tanaka
-
Patent number: 9761760Abstract: A semiconductor light emitting device in which adhesion between an insulating layer and a semiconductor layer is improved while maintaining the ability of the insulating layer to limit the direction of current flow. The semiconductor light emitting device includes a semiconductor layer, a first electrode and a second electrode arranged to interpose the semiconductor layer therebetween, an insulating layer provided to the semiconductor layer at the same side as the second electrode and opposite to the first electrodes so as to surround the periphery of the second electrode, a first metal layer covering the second electrode and the insulating layer, and a second metal layer which has a thickness smaller than the thickness of the second electrode and is provided between the semiconductor layer and the insulating layer.Type: GrantFiled: March 24, 2011Date of Patent: September 12, 2017Assignee: NICHIA CORPORATIONInventors: Hidetoshi Tanaka, Mitsumasa Takeda
-
Publication number: 20170092811Abstract: A light emitting element includes a semiconductor layer; an upper electrode disposed on an upper surface of the semiconductor layer; and a lower electrode disposed on a lower surface of the semiconductor later. In a plan view, the upper electrode includes a first extending portion extending in an approximately rectangular shape along an outer periphery of the semiconductor layer, a first pad portion connected to a first side among four sides of the first extending portion, a second pad portion connected to a second side that is opposite to the first side, among the four sides of the first extending portion, and a second extending portion and a third extending portion, each disposed in a region surrounded by the first extending portion, the second extending portion and the third extending portion each connecting the first pad portion and the second pad portion.Type: ApplicationFiled: December 13, 2016Publication date: March 30, 2017Applicant: NICHIA CORPORATIONInventor: Hidetoshi TANAKA
-
Patent number: 9553237Abstract: A light emitting element includes a semiconductor layer; an upper electrode disposed on an upper surface of the semiconductor layer; and a lower electrode disposed on a lower surface of the semiconductor later. In a plan view, the upper electrode includes a first extending portion extending in an approximately rectangular shape along an outer periphery of the semiconductor layer, a first pad portion connected to a first side among four sides of the first extending portion, a second pad portion connected to a second side that is opposite to the first side, among the four sides of the first extending portion, and a second extending portion and a third extending portion, each disposed in a region surrounded by the first extending portion, the second extending portion and the third extending portion each connecting the first pad portion and the second pad portion.Type: GrantFiled: September 29, 2015Date of Patent: January 24, 2017Assignee: NICHIA CORPORATIONInventor: Hidetoshi Tanaka
-
Publication number: 20160168654Abstract: A process for producing an agglomerate comprising heat treating an iron oxide-containing powder at a heating temperature of 900 to 1,200° C., and granulating an obtained heat treated powder, as a raw material, thereby producing an agglomerate, wherein the iron-oxide-containing powder has a 50% particle diameter of 2 ?m or less.Type: ApplicationFiled: May 26, 2014Publication date: June 16, 2016Applicant: Kabushiki Kaisha Kobe Seiko Sho (Kobe Steel, Ltd.Inventors: Osamu TSUCHIYA, Hidetoshi TANAKA
-
Publication number: 20160093774Abstract: A light emitting element includes a semiconductor layer; an upper electrode disposed on an upper surface of the semiconductor layer; and a lower electrode disposed on a lower surface of the semiconductor later. In a plan view, the upper electrode includes a first extending portion extending in an approximately rectangular shape along an outer periphery of the semiconductor layer, a first pad portion connected to a first side among four sides of the first extending portion, a second pad portion connected to a second side that is opposite to the first side, among the four sides of the first extending portion, and a second extending portion and a third extending portion, each disposed in a region surrounded by the first extending portion, the second extending portion and the third extending portion each connecting the first pad portion and the second pad portion.Type: ApplicationFiled: September 29, 2015Publication date: March 31, 2016Applicant: NICHIA CORPORATIONInventor: Hidetoshi TANAKA
-
Patent number: 9160340Abstract: An output circuit includes a driver circuit and a node control circuit. The driver circuit includes a first transistor and a second transistor. The first transistor includes one end coupled to an external terminal and the other end coupled to a first node. The second transistor includes one end coupled to the first node and the other end coupled to a wiring that is supplied with a power supply voltage. When the first transistor and the second transistor are deactivated, the node control circuit supplies a node control signal based on a voltage of the external terminal to the first node.Type: GrantFiled: January 5, 2015Date of Patent: October 13, 2015Assignee: SOCIONEXT INC.Inventor: Hidetoshi Tanaka
-
Patent number: 9153744Abstract: A light-emitting element includes a semiconductor portion, an upper electrode and a lower electrode. The upper electrode includes a plurality of first external connectors, a plurality of second external connectors, a first inward elongated portion extending from each of the first external connectors, a second inward elongated portion extending from each of the second external connectors, a first outward elongated portion extending from each of the first external connectors toward a side opposite to a side where the second external connectors are disposed, and connecting two first external connectors next to each other, and a second outward elongated portion extending from each of the second external connectors toward a side opposite to a side where the first external connectors are disposed, and connecting two second external connectors next to each other.Type: GrantFiled: September 12, 2014Date of Patent: October 6, 2015Assignee: NICHIA CORPORATIONInventor: Hidetoshi Tanaka