Patents by Inventor Honkai Tam
Honkai Tam has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240087099Abstract: An electronic device includes a display and processing circuitry that is communicatively coupled to the display. The processing circuitry is configured to receive source image data indicative of color components for a pixel of the source image data. The color components include a maximum color component, a middle color component, and a minimum color component. The processing circuitry is also configured to determine a classification for the pixel based at least in part on the color component and to generate adjusted image data by modifying one or more of the color components based at least in part on the classification.Type: ApplicationFiled: September 13, 2022Publication date: March 14, 2024Inventor: Honkai Tam
-
Patent number: 11756503Abstract: An electronic device includes a display panel and image processing circuitry. The image processing circuitry receives input image data corresponding to an image to display on the display panel, modifies the input image data by executing a first context task (e.g., lower priority task), and receives a context switch request. The image processing circuitry also pauses modification of the input image data by pausing execution of the first context task and then switches to modifying the input image data by executing a second context task (e.g., higher priority task).Type: GrantFiled: May 11, 2022Date of Patent: September 12, 2023Assignee: Apple Inc.Inventors: Jim C. Chou, Honkai Tam, Roy G. Moss, Arthur L. Spence
-
Publication number: 20220270567Abstract: An electronic device includes a display panel and image processing circuitry. The image processing circuitry receives input image data corresponding to an image to display on the display panel, modifies the input image data by executing a first context task (e.g., lower priority task), and receives a context switch request. The image processing circuitry also pauses modification of the input image data by pausing execution of the first context task and then switches to modifying the input image data by executing a second context task (e.g., higher priority task).Type: ApplicationFiled: May 11, 2022Publication date: August 25, 2022Inventors: Jim C. Chou, Honkai Tam, Roy G. Moss, Arthur L. Spence
-
Patent number: 11335296Abstract: An electronic device includes a display panel and image processing circuitry. The image processing circuitry receives input image data corresponding to an image to display on the display panel, modifies the input image data by executing a first context task (e.g., lower priority task), and receives a context switch request. The image processing circuitry also pauses modification of the input image data by pausing execution of the first context task and then switches to modifying the input image data by executing a second context task (e.g., higher priority task).Type: GrantFiled: September 14, 2020Date of Patent: May 17, 2022Assignee: Apple Inc.Inventors: Jim C. Chou, Honkai Tam, Roy G. Moss, Arthur L. Spence
-
Patent number: 11321813Abstract: An electronic device may include angle detection circuitry to receive input image data including a channel of pixel data and determine pixel statistics based on a difference between a first pixel cluster and a second pixel cluster, and the second pixel cluster is offset from the first pixel cluster at a first angle. The pixel statistics may also be based on a difference between the first pixel cluster and a third pixel cluster, wherein the third pixel cluster is offset from the first pixel cluster a second angle, different from the first angle. The angle detection circuitry may also determine a best angle based on the differences, wherein the best angle approximates an angle of uniformity in content of the image. Image processing circuitry may then modify the input image data based on the best angle by modifying pixel values of the channel of pixel data.Type: GrantFiled: August 2, 2018Date of Patent: May 3, 2022Assignee: Apple Inc.Inventors: Jim C. Chou, Honkai Tam, Yun Gong
-
Publication number: 20220084482Abstract: An electronic device includes a display panel and image processing circuitry. The image processing circuitry receives input image data corresponding to an image to display on the display panel, modifies the input image data by executing a first context task (e.g., lower priority task), and receives a context switch request. The image processing circuitry also pauses modification of the input image data by pausing execution of the first context task and then switches to modifying the input image data by executing a second context task (e.g., higher priority task).Type: ApplicationFiled: September 14, 2020Publication date: March 17, 2022Inventors: Jim C. Chou, Honkai Tam, Roy G. Moss, Arthur L. Spence
-
Publication number: 20200043140Abstract: An electronic device may include angle detection circuitry to receive input image data including a channel of pixel data and determine pixel statistics based on a difference between a first pixel cluster and a second pixel cluster, and the second pixel cluster is offset from the first pixel cluster at a first angle. The pixel statistics may also be based on a difference between the first pixel cluster and a third pixel cluster, wherein the third pixel cluster is offset from the first pixel cluster a second angle, different from the first angle. The angle detection circuitry may also determine a best angle based on the differences, wherein the best angle approximates an angle of uniformity in content of the image.Type: ApplicationFiled: August 2, 2018Publication date: February 6, 2020Inventors: Jim C. Chou, Honkai Tam, Yun Gong
-
Patent number: 9015216Abstract: In one embodiment, a rotator, a mask generator, and circuitry configured to mask the rotated operand output by the rotator with the output mask generated by the mask generator perform a shift operation. The rotator is configured to rotate the input operand by the shift count. The mask generator is configured to generate an output mask by decoding a most significant bit (MSB) field of the shift count to generate a first mask, decoding a least significant bit (LSB) field of the shift count to generate a second mask, logically ANDing the bits of the second mask with the corresponding bit of the first mask and logically ORing the result with an adjacent bit of the first mask that is selected responsive to the shift direction.Type: GrantFiled: September 14, 2011Date of Patent: April 21, 2015Assignee: Apple Inc.Inventor: Honkai Tam
-
Patent number: 8493118Abstract: A scannable latch circuit is disclosed. In one embodiment, the scannable latch circuit includes a master latch, a slave latch, and a gating circuit coupled between the master latch and the slave latch. The slave latch may be implemented to support scan-shifting for test operations. Scan data received by the master latch may be provided to the slave latch through the gating circuit. The gating circuit may enable data to be transferred from the master latch to the slave latch when a scan enable signal is asserted. When the scan enable signal is deasserted, the gating circuit may cause the slave latch to output a constant (i.e. unchanging) state, regardless of the state of data stored in the master latch. This may result in power savings by inhibiting the slave latch from making state changes when scan-shifting operations are not in progress.Type: GrantFiled: September 28, 2010Date of Patent: July 23, 2013Assignee: Apple Inc.Inventors: Honkai Tam, Bo Tang
-
Patent number: 8364936Abstract: In an embodiment, a scheduler implements a first dependency array that tracks dependencies on instruction operations (ops) within a distance N of a given op and which are short execution latency ops. Other dependencies are tracked in a second dependency array. The first dependency array may evaluate quickly, to support back-to-back issuance of short execution latency ops and their dependent ops. The second array may evaluate more slowly than the first dependency array.Type: GrantFiled: July 25, 2012Date of Patent: January 29, 2013Assignee: Apple Inc.Inventors: Andrew J. Beaumont-Smith, Honkai Tam, Daniel C. Murray, John H. Mylius, Peter J. Bannon, Pradeep Kanapathipillai
-
Publication number: 20120290818Abstract: In an embodiment, a scheduler implements a first dependency array that tracks dependencies on instruction operations (ops) within a distance N of a given op and which are short execution latency ops. Other dependencies are tracked in a second dependency array. The first dependency array may evaluate quickly, to support back-to-back issuance of short execution latency ops and their dependent ops. The second array may evaluate more slowly than the first dependency array.Type: ApplicationFiled: July 25, 2012Publication date: November 15, 2012Inventors: Andrew J. Beaumont-Smith, Honkai Tam, Daniel C. Murray, John H. Mylius, Peter J. Bannon, Pradeep Kanapathipillai
-
Patent number: 8255671Abstract: In an embodiment, a scheduler implements a first dependency array that tracks dependencies on instruction operations (ops) within a distance N of a given op and which are short execution latency ops. Other dependencies are tracked in a second dependency array. The first dependency array may evaluate quickly, to support back-to-back issuance of short execution latency ops and their dependent ops. The second array may evaluate more slowly than the first dependency array.Type: GrantFiled: December 18, 2008Date of Patent: August 28, 2012Assignee: Apple Inc.Inventors: Andrew J. Beaumont-Smith, Honkai Tam, Daniel C. Murray, John H. Mylius, Peter J. Bannon, Pradeep Kanapathipillai
-
Publication number: 20120079334Abstract: A scannable latch circuit is disclosed. In one embodiment, the scannable latch circuit includes a master latch, a slave latch, and a gating circuit coupled between the master latch and the slave latch. The slave latch may be implemented to support scan-shifting for test operations. Scan data received by the master latch may be provided to the slave latch through the gating circuit. The gating circuit may enable data to be transferred from the master latch to the slave latch when a scan enable signal is asserted. When the scan enable signal is deasserted, the gating circuit may cause the slave latch to output a constant (i.e. unchanging) state, regardless of the state of data stored in the master latch. This may result in power savings by inhibiting the slave latch from making state changes when scan-shifting operations are not in progress.Type: ApplicationFiled: September 28, 2010Publication date: March 29, 2012Inventors: Honkai Tam, Bo Tang
-
Publication number: 20120005458Abstract: In one embodiment, a rotator, a mask generator, and circuitry configured to mask the rotated operand output by the rotator with the output mask generated by the mask generator perform a shift operation. The rotator is configured to rotate the input operand by the shift count. The mask generator is configured to generate an output mask by decoding a most significant bit (MSB) field of the shift count to generate a first mask, decoding a least significant bit (LSB) field of the shift count to generate a second mask, logically ANDing the bits of the second mask with the corresponding bit of the first mask and logically ORing the result with an adjacent bit of the first mask that is selected responsive to the shift direction.Type: ApplicationFiled: September 14, 2011Publication date: January 5, 2012Inventor: Honkai Tam
-
Patent number: 8041755Abstract: In one embodiment, a rotator, a mask generator, and circuitry configured to mask the rotated operand output by the rotator with the output mask generated by the mask generator perform a shift operation. The rotator is configured to rotate the input operand by the shift count. The mask generator is configured to generate an output mask by decoding a most significant bit (MSB) field of the shift count to generate a first mask, decoding a least significant bit (LSB) field of the shift count to generate a second mask, logically ANDing the bits of the second mask with the corresponding bit of the first mask and logically ORing the result with an adjacent bit of the first mask that is selected responsive to the shift direction.Type: GrantFiled: June 8, 2007Date of Patent: October 18, 2011Assignee: Apple Inc.Inventor: Honkai Tam
-
Patent number: 8026754Abstract: A flop circuit comprises a precharge circuit for precharging a first node in response to an occurrence of a first phase of a timing signal, and a discharge circuit for conditionally discharging the first node in response to an occurrence of a second phase of the timing signal depending upon a data input signal. The flop circuit further comprises a voltage retention circuit, such as a latch, configured to store a retained logic value that depends upon a logic value present at the first node during at least a portion of the second phase of the timing signal, and an output circuit configured to generate an output signal that depends upon the data input signal. The output circuit may be configured to drive the output signal in a first logic state when the first node is discharged regardless of the retained logic value, and may be configured to drive the output signal in a logic state that depends upon the retained logic value when the first node is charged.Type: GrantFiled: February 13, 2009Date of Patent: September 27, 2011Assignee: Apple Inc.Inventors: Pradeep R. Trivedi, Honkai Tam
-
Patent number: 8015230Abstract: In one embodiment, a state determiner comprises a plurality of logic circuits and a second logic circuit. Each logic circuit corresponds to a respective bit position of a result of an adder. A first logic circuit corresponds to a least significant bit of the result and is coupled to receive a least significant bit of each operand of the adder and a carry-in input to the adder. Each remaining logic circuit is coupled to receive a bit from the respective bit position of each operand and a less significant bit adjacent to the bit of each operand. Each logic circuit generates an output signal indicative of whether or not a specific result occurs in the respective bit position of the result. Coupled to receive the output signals second logic circuit is configured to generate a sum signal indicative, when asserted, that the specific result occurs.Type: GrantFiled: June 8, 2007Date of Patent: September 6, 2011Assignee: Apple Inc.Inventor: Honkai Tam
-
Patent number: 8014211Abstract: Selection circuitry for use in register files, multiplexers, and so forth is disclosed. The selection circuitry includes a plurality of local bit lines coupled to global bit line circuitry. Groups of cells or data inputs are coupled to each of the local bit lines. When a cell or data input of a given group is selected, a group select signal is provided to the global bit line circuitry. The global bit line circuitry drives a global bit line responsive to the group select signal and the data driven on (or provided to) the local bit line associated with the selected cell/input, thus providing a data output. When no cell of a given group is selected, the group select signal is de-asserted, causing the respective global bit line to be held in a predetermined state.Type: GrantFiled: June 8, 2009Date of Patent: September 6, 2011Assignee: Apple Inc.Inventors: Greg M. Hess, Honkai Tam
-
Patent number: 7990780Abstract: A memory circuit may include a pair of cross-coupled inverters configured to store a bit of data and a first transistor coupled to a first node of the pair of cross-coupled inverters. A plurality of transistors that form the pair of inverters have a first nominal threshold voltage. The first transistor is coupled to a first bit line, and has a second nominal threshold voltage that is lower than the first nominal threshold voltage. The first transistor may be a write transistor and another write transistor having the second nominal threshold voltage is coupled to the other node of the pair of cross-coupled inverters. A register file may include a bit storage section that includes at least one pair of the cross-coupled inverters; a write transistor section and a read transistor section having the second nominal threshold voltage.Type: GrantFiled: February 20, 2009Date of Patent: August 2, 2011Assignee: Apple Inc.Inventors: Honkai Tam, Sribalan Santhanam, Jung-Cheng Yeh, Sanjay P. Zambare
-
Publication number: 20100309731Abstract: Selection circuitry for use in register files, multiplexers, and so forth is disclosed. The selection circuitry includes a plurality of local bit lines coupled to global bit line circuitry. Groups of cells or data inputs are coupled to each of the local bit lines. When a cell or data input of a given group is selected, a group select signal is provided to the global bit line circuitry. The global bit line circuitry drives a global bit line responsive to the group select signal and the data driven on (or provided to) the local bit line associated with the selected cell/input, thus providing a data output. When no cell of a given group is selected, the group select signal is de-asserted, causing the respective global bit line to be held in a predetermined state.Type: ApplicationFiled: June 8, 2009Publication date: December 9, 2010Inventors: Greg M. Hess, Honkai Tam