Patents by Inventor Hsin-Yi Ho
Hsin-Yi Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140125601Abstract: A touch display device includes a display panel and a light guide board. The light guide board includes a light guide base, a touch-sensitive membrane, and a buffer layer. The touch-sensitive membrane is disposed on a first surface of the light guide base for sensing the positions of the user's fingers or other indicants. The buffer layer is arranged between the light guide base and the touch-sensitive membrane for separating said light guide base from the touch-sensitive membrane. Since the touch-sensitive membrane is disposed on the light guide base, it is not necessary to provide an additional plastic substrate to install the touch-sensitive membrane thereon. Consequently, the thickness of the touch display device can be reduced.Type: ApplicationFiled: November 30, 2012Publication date: May 8, 2014Applicant: PRIMAX ELECTRONICS LTD.Inventors: Chung-Yuan Chen, Hsin-Yi Ho, Chun-Yu Lin
-
Publication number: 20140075265Abstract: The present invention provides a method of operating a memory device storing error correcting codes ECCs for corresponding data and including ECC logic to correct errors using the ECCs. The method includes correcting data using ECCs for the data on the memory device, and producing information on the memory device about the use of the ECCs. The method provides the ECC information on an output port of the device in response to a command received on an input port from a process external to the memory device. The present invention also provides a method of controlling a memory device. The method includes sending a command to the memory device requesting ECC information corresponding to data in the memory device, and receiving the ECC information from the memory device in response to the command. The method includes performing a memory management function using the ECC information.Type: ApplicationFiled: September 12, 2012Publication date: March 13, 2014Applicant: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin Yi Ho
-
Patent number: 8456906Abstract: An operation method for a memory device having a plurality of memory cells includes: reading the plurality of memory cells by a first word line voltage to get a first number of a first logic state; reading the plurality of memory cells by a second word line voltage to get a second number of the first logic state, the second word line voltage different from the first word line voltage; and using the second word line voltage as a target word line voltage if the first number of the first logic state is equal to the second number of the first logic state.Type: GrantFiled: November 29, 2011Date of Patent: June 4, 2013Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Chun-Hsiung Hung, Yun-Chen Chou
-
Publication number: 20120265923Abstract: A program method for a multi-level cell (MLC) flash memory is provided. The memory array includes a plurality of pages and a plurality of paired pages, which correspond to the respective pages. The program method includes the following steps. Firstly, a program address command is obtained. Next, whether the program address command corresponding to any one of the paired pages is determined. When the program address command corresponds to a first paired page, which corresponds to a first page among the pages, among the paired pages, data stored in the first page to a non-volatile memory are copied. After that, the first paired page is programmed.Type: ApplicationFiled: April 14, 2011Publication date: October 18, 2012Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Lung-Yi Kuo, Hsin-Yi Ho, Chun-Hsiung Hung, Shuo-Nan Hung, Han-Sung Chen
-
Patent number: 8259484Abstract: A multi-chip package with die having shared input and unique access IDs. A unique first ID is assigned and stored on die in a die lot. A set of die is mounted in a multi-chip package. Free access IDs are assigned by applying a sequence of scan IDs on the shared input. On each die, the scan ID on the shared input is compared with the unique first ID stored on the die. Upon detecting a match, circuitry on the die is enabled for a period of time to write an access ID in nonvolatile memory, whereby one of the die in the multi-chip package is enabled at a time. Also, the shared input is used to write a free access ID in nonvolatile memory on the one enabled die in the set. The unique first IDs can be stored during a wafer level sort process.Type: GrantFiled: April 27, 2010Date of Patent: September 4, 2012Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho
-
Patent number: 8258815Abstract: The present invention relates to a circuit for generating a clock signal. The circuit comprises a current source to generate a reference current and provide a first voltage V1, a first current generator to generate a first mirror current during a first half cycle based on the reference current, a first capacitor including a first end, and a first transistor having a first threshold voltage VTH1. The first transistor includes a gate to receive the first voltage V1, a drain coupled to the first current generator and a source coupled to the first end of the first capacitor so as to allow the first mirror current to charge the first capacitor during the first half cycle, wherein the period of the first half cycle is a function of the first bias voltage V1 minus the first threshold voltage VTH1.Type: GrantFiled: March 3, 2010Date of Patent: September 4, 2012Assignee: Macronix International Co., Ltd.Inventors: Chia Ching Li, Hsin Yi Ho, Chun Hsiung Hung
-
Patent number: 8239619Abstract: Techniques utilizing an erase-once, program-many progressive indexing structure manage data in a flash memory device which avoids the need to perform sector erase operations each time data stored in the flash memory device is updated. As a result, a large number of write operations can be performed before a sector erase operation is needed. Consequently, block-based flash memory can be used for high-speed byte access.Type: GrantFiled: July 9, 2010Date of Patent: August 7, 2012Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho, Hsiang-Pang Li
-
Patent number: 8194462Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: GrantFiled: August 12, 2011Date of Patent: June 5, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Patent number: 8189357Abstract: A memory includes a memory array, a sense amplifier, and a reference circuit. The memory array includes a memory cell. The sense amplifier includes a first terminal coupled to the memory cell and a second terminal. The reference circuit includes a first reference cell, a second reference cell, and a switch. The first reference cell has a first reference threshold voltage for providing a first reference current, based on a first reference word line voltage. The second reference cell has a second reference threshold voltage for providing a second reference current, based on a second reference word line voltage. The switch selectively provides one of the first and the second reference currents to the second terminal in response to a control signal. The first and the second reference word line voltages correspond to different voltage levels.Type: GrantFiled: September 9, 2009Date of Patent: May 29, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Chia-Ching Li
-
Publication number: 20120069671Abstract: An operation method for a memory device having a plurality of memory cells includes: reading the plurality of memory cells by a first word line voltage to get a first number of a first logic state; reading the plurality of memory cells by a second word line voltage to get a second number of the first logic state, the second word line voltage different from the first word line voltage; and using the second word line voltage as a target word line voltage if the first number of the first logic state is equal to the second number of the first logic state.Type: ApplicationFiled: November 29, 2011Publication date: March 22, 2012Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Chun-Hsiung Hung, Yun-Chen Chou
-
Publication number: 20120011300Abstract: Techniques utilizing an erase-once, program-many progressive indexing structure manage data in a flash memory device which avoids the need to perform sector erase operations each time data stored in the flash memory device is updated. As a result, a large number of write operations can be performed before a sector erase operation is needed. Consequently, block-based flash memory can be used for high-speed byte access.Type: ApplicationFiled: July 9, 2010Publication date: January 12, 2012Applicant: Macronix International Co., Ltd.Inventors: CHUN-HSIUNG HUNG, Hsin-Yi Ho, Hsiang-Pang Li
-
Patent number: 8094494Abstract: In an operation method for a memory including a plurality of memory cells, a first reading is performed on the memory cells by applying a reference voltage; the reference voltage is moved if it is checked that the first reading result is not correct; a second reading is performed on the memory cells by applying the moved reference voltage; a first total number of a first logic state in the first reading is compared with a second total number of the first logic state in the second reading if it is checked that the second reading result is not correct; and the moving of the reference voltage is stopped if the first reading result has the same number of the first logic state as the second reading result, and the moved reference voltage is stored as a target reference voltage.Type: GrantFiled: October 9, 2009Date of Patent: January 10, 2012Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Chun-Hsiung Hung, Yun-Chen Chou
-
Patent number: 8077513Abstract: A method of programming a memory device comprising a plurality of memory cells may include verifying a first memory cell targeted to a first level with a first preliminary voltage of a first program phase (PPV1?), programming the first memory cell targeted to the first level in the first program phase, and verifying the first memory cell with a first post program-verify voltage of the first program phase (PV1?) in which the first post program-verify voltage is different from the first preliminary voltage. A corresponding apparatus is also provided.Type: GrantFiled: September 24, 2009Date of Patent: December 13, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Chia-Ching Li, Chun-Hsiung Hung
-
Publication number: 20110292728Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: ApplicationFiled: August 12, 2011Publication date: December 1, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Patent number: 8045403Abstract: A programming method applied to a memory is provided. The memory includes a number of memory cells. The method includes the following steps. A target cell of the memory cells is programmed in response to a first programming command. The target cell is programmed in response to a second programming command.Type: GrantFiled: November 10, 2010Date of Patent: October 25, 2011Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho
-
Patent number: 8031523Abstract: A method for reading a memory, which includes a memory cell having a first half cell and a second half cell, includes the following steps. A first voltage is applied to the memory cell to determine whether a threshold voltage of the first half cell is higher than a predetermined value or not. If the threshold voltage of the first half cell is higher than the predetermined value, a second voltage higher than the first voltage is applied to the memory cell to read data stored in the second half cell, otherwise a third voltage lower than the first voltage is applied to the memory cell to read the data stored in the second half cell.Type: GrantFiled: July 31, 2008Date of Patent: October 4, 2011Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho
-
Patent number: 8023333Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: GrantFiled: August 13, 2010Date of Patent: September 20, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Publication number: 20110215837Abstract: The present invention relates to a circuit for generating a clock signal. The circuit comprises a current source to generate a reference current and provide a first voltage V1, a first current generator to generate a first mirror current during a first half cycle based on the reference current, a first capacitor including a first end, and a first transistor having a first threshold voltage VTH1. The first transistor includes a gate to receive the first voltage V1, a drain coupled to the first current generator and a source coupled to the first end of the first capacitor so as to allow the first mirror current to charge the first capacitor during the first half cycle, wherein the period of the first half cycle is a function of the first bias voltage V1 minus the first threshold voltage VTH1.Type: ApplicationFiled: March 3, 2010Publication date: September 8, 2011Inventors: Chia Ching LI, Hsin Yi HO, Chun Hsiung HUNG
-
Publication number: 20110157951Abstract: A multi-chip package with die having shared input and unique access IDs. A unique first ID is assigned and stored on die in a die lot. A set of die is mounted in a multi-chip package. Free access IDs are assigned by applying a sequence of scan IDs on the shared input. On each die, the scan ID on the shared input is compared with the unique first ID stored on the die. Upon detecting a match, circuitry on the die is enabled for a period of time to write an access ID in nonvolatile memory, whereby one of the die in the multi-chip package is enabled at a time. Also, the shared input is used to write a free access ID in nonvolatile memory on the one enabled die in the set. The unique first IDs can be stored during a wafer level sort process.Type: ApplicationFiled: April 27, 2010Publication date: June 30, 2011Applicant: Marconix International Co., Ltd.Inventors: CHUN-HSIUNG HUNG, Hsin-Yi Ho
-
Patent number: 7961513Abstract: A method for programming a MLC memory includes (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: GrantFiled: August 19, 2009Date of Patent: June 14, 2011Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin