Patents by Inventor Hsin-Yi Ho
Hsin-Yi Ho has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110085378Abstract: In an operation method for a memory including a plurality of memory cells, a first reading is performed on the memory cells by applying a reference voltage; the reference voltage is moved if it is checked that the first reading result is not correct; a second reading is performed on the memory cells by applying the moved reference voltage; a first total number of a first logic state in the first reading is compared with a second total number of the first logic state in the second reading if it is checked that the second reading result is not correct; and the moving of the reference voltage is stopped if the first reading result has the same number of the first logic state as the second reading result, and the moved reference voltage is stored as a target reference voltage.Type: ApplicationFiled: October 9, 2009Publication date: April 14, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Chun-Hsiung Hung, Yun-Chen Chou
-
Publication number: 20110069544Abstract: A method of programming a memory device comprising a plurality of memory cells may include verifying a first memory cell targeted to a first level with a first preliminary voltage of a first program phase (PPV1?), programming the first memory cell targeted to the first level in the first program phase, and verifying the first memory cell with a first post program-verify voltage of the first program phase (PV1?) in which the first post program-verify voltage is different from the first preliminary voltage. A corresponding apparatus is also provided.Type: ApplicationFiled: September 24, 2009Publication date: March 24, 2011Inventors: Hsin-Yi Ho, Chia-Ching Li, Chun-Hsiung Hung
-
Publication number: 20110058414Abstract: A memory includes a memory array, a sense amplifier, and a reference circuit. The memory array includes a memory cell. The sense amplifier includes a first terminal coupled to the memory cell and a second terminal. The reference circuit includes a first reference cell, a second reference cell, and a switch. The first reference cell has a first reference threshold voltage for providing a first reference current, based on a first reference word line voltage. The second reference cell has a second reference threshold voltage for providing a second reference current, based on a second reference word line voltage. The switch selectively provides one of the first and the second reference currents to the second terminal in response to a control signal. The first and the second reference word line voltages correspond to different voltage levels.Type: ApplicationFiled: September 9, 2009Publication date: March 10, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Chia-Ching Li
-
Publication number: 20110055670Abstract: A programming method applied to a memory is provided. The memory includes a number of memory cells. The method includes the following steps. A target cell of the memory cells is programmed in response to a first programming command. The target cell is programmed in response to a second programming command.Type: ApplicationFiled: November 10, 2010Publication date: March 3, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho
-
Publication number: 20100302863Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: ApplicationFiled: August 13, 2010Publication date: December 2, 2010Applicant: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Patent number: 7835203Abstract: A programming method applied to a memory is provided. The memory includes a number of memory cells. The method includes the following steps. A target cell of the memory cells is programmed in response to a first programming command. The target cell is programmed in response to a second programming command.Type: GrantFiled: August 22, 2008Date of Patent: November 16, 2010Assignee: Macronix International Co., LtdInventors: Chun-Hsiung Hung, Hsin-Yi Ho
-
Patent number: 7812754Abstract: A digital to analog converter (DAC) has a plurality of transistor-resistor units connected in a string. Each of the transistor-resistor units of the DAC has a pair of transistors that are turned on/off by a pair of complementary control signals. Since the two transistors of each transistor-resistor unit are positioned symmetrically, an equivalent resistance would be determined precisely according to received digital codes, such that an output voltage of the DAC could be adjusted precisely based on the equivalent resistance.Type: GrantFiled: December 18, 2008Date of Patent: October 12, 2010Assignee: MACRONIX International Co, Ltd.Inventors: Jer-Hau Hsu, Tien-Yen Wang, Hsin-Yi Ho
-
Patent number: 7796436Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: GrantFiled: July 3, 2008Date of Patent: September 14, 2010Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Patent number: 7694650Abstract: An exhaust monitoring cup which measures exhaust gas flowing through a top opening in a coater cup of a spin coating apparatus used in the deposition of photoresist coatings on semiconductor wafers. The exhaust monitoring cup includes a gas flow cup which is positioned in fluid communication with the top opening of the coater cup. The exhaust gas flows through a gas flow opening in the gas flow cup, and a flow rate measuring apparatus at the gas flow opening receives the exhaust gas and measures the flow rate thereof. The flow rate of the gas leaving the gas flow cup can be compared to the flow rate of the gas flowing from an exhaust conduit leading from the bottom of the coater cup, to facilitate detection of abnormal conditions in the coater cup or exhaust conduit.Type: GrantFiled: September 4, 2002Date of Patent: April 13, 2010Assignee: Taiwan Semiconductor Manufacturing Co.Inventors: Kuo-Chen Huang, Chang-Shing Chen, Hsin-Yi Ho
-
Publication number: 20100039304Abstract: A digital to analog converter (DAC) has a plurality of transistor-resistor units connected in a string. Each of the transistor-resistor units of the DAC has a pair of transistors that are turned on/off by a pair of complementary control signals. Since the two transistors of each transistor-resistor unit are positioned symmetrically, an equivalent resistance would be determined precisely according to received digital codes, such that an output voltage of the DAC could be adjusted precisely based on the equivalent resistance.Type: ApplicationFiled: December 18, 2008Publication date: February 18, 2010Applicant: MACRONIX International Co., Ltd.Inventors: Jer-Hau Hsu, Tien-Yen Wang, Hsin-Yi Ho
-
Publication number: 20100027331Abstract: A method for reading a memory, which includes a memory cell having a first half cell and a second half cell, includes the following steps. A first voltage is applied to the memory cell to determine whether a threshold voltage of the first half cell is higher than a predetermined value or not. If the threshold voltage of the first half cell is higher than the predetermined value, a second voltage higher than the first voltage is applied to the memory cell to read data stored in the second half cell, otherwise a third voltage lower than the first voltage is applied to the memory cell to read the data stored in the second half cell.Type: ApplicationFiled: July 31, 2008Publication date: February 4, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung HUNG, Hsin-Yi HO
-
Patent number: 7649772Abstract: A method for programming a memory, which includes multiple multi-level cells each having a left half cell and a right half cell, includes the following steps. First, a target address corresponding to 2n-group data to be stored is provided, wherein n is a positive integer. Next, the 2n-group data is sequentially programmed into the multi-level cells based upon the target address in a programming loop so that the data stored in the left half cells and the data stored in the right half cells are from different groups of the 2n-group data.Type: GrantFiled: July 19, 2007Date of Patent: January 19, 2010Assignee: Macronix International Co., Ltd.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho, Wen-Chiao Ho
-
Publication number: 20100002505Abstract: A reading method for a multi-level cell (MLC) memory includes the following steps. A number of word line voltages are sequentially provided to an MLC memory cell. A number of bit line voltages corresponding to the word line voltages are sequentially provided to the MLC memory cell. One of the word line voltages is higher than another one of the word line voltages, and one of the bit line voltages corresponding to the one of the word line voltages is lower than another one of the bit line voltages corresponding to the another one of the word line voltages.Type: ApplicationFiled: July 3, 2008Publication date: January 7, 2010Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Hsin-Yi Ho, Ji-Yu Hung
-
Publication number: 20090303792Abstract: A method for programming a MLC memory is provided. The MLC memory has a number of bits, and each bit has a number of programmed states. Each programmed state has a first PV level. The method comprises (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: ApplicationFiled: August 19, 2009Publication date: December 10, 2009Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Publication number: 20090231920Abstract: A programming method applied to a memory is provided. The memory includes a number of memory cells. The method includes the following steps. A target cell of the memory cells is programmed in response to a first programming command. The target cell is programmed in response to a second programming command.Type: ApplicationFiled: August 22, 2008Publication date: September 17, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung HUNG, Hsin-Yi HO
-
Patent number: 7580292Abstract: A method for programming a MLC memory is provided. The MLC memory has a number of bits, and each bit has a number of programmed states. Each programmed state has a first PV level. The method includes (a) programming the bits of the memory having a Vt level lower than the PV level of a targeted programmed state into programmed bits by using a Vd bias BL; (b) ending this method if each bit of the memory has a Vt level not lower than the PV level of the targeted programmed state, otherwise, continuing the step (c); and (c) setting BL=BL+K1 and repeating the step (a) if each of the programmed bits has a Vt level lower than the PV level, while setting BL=BL?K2, and repeating the step (a) if at least one of the programmed bits has a Vt level not lower than the PV level.Type: GrantFiled: June 14, 2007Date of Patent: August 25, 2009Assignee: Macronix International Co., Ltd.Inventors: Hsin-Yi Ho, Nian-Kai Zous, I-Jen Huang, Yung-Feng Lin
-
Patent number: 7539058Abstract: A non-volatile memory and an operating method thereof. The non-volatile memory includes a memory cell array, a first dummy cell array, an address decoding unit and a synchronous programming circuit. The memory cell array includes a first memory cell, and the first dummy cell array includes a first dummy cell. The first dummy cell is adjacent to a first side of a memory cell array and corresponds to the first memory cell. The address decoding unit receives an address signal for decoding. When the address signal is a relative address of the first dummy cell, the synchronous programming circuit controls the first dummy cell and the first memory cell to be synchronously programmed.Type: GrantFiled: July 17, 2007Date of Patent: May 26, 2009Assignee: Macronix International Co., Ltd.Inventors: Chun-Jen Huang, Chia-Jung Chen, Hsin-Yi Ho
-
Publication number: 20090021994Abstract: A method for programming a memory, which includes multiple multi-level cells each having a left half cell and a right half cell, includes the following steps. First, a target address corresponding to 2n-group data to be stored is provided, wherein n is a positive integer. Next, the 2n-group data is sequentially programmed into the multi-level cells based upon the target address in a programming loop so that the data stored in the left half cells and the data stored in the right half cells are from different groups of the 2n-group data.Type: ApplicationFiled: July 19, 2007Publication date: January 22, 2009Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chun-Hsiung Hung, Hsin-Yi Ho, Wen-Chiao Ho
-
Publication number: 20090021980Abstract: A non-volatile memory and an operating method thereof. The non-volatile memory includes a memory cell array, a first dummy cell array, an address decoding unit and a synchronous programming circuit. The memory cell array includes a first memory cell, and the first dummy cell array includes a first dummy cell. The first dummy cell is adjacent to a first side of a memory cell array and corresponds to the first memory cell. The address decoding unit receives an address signal for decoding. When the address signal is a relative address of the first dummy cell, the synchronous programming circuit controls the first dummy cell and the first memory cell to be synchronously programmed.Type: ApplicationFiled: July 17, 2007Publication date: January 22, 2009Applicant: Macronix International Co., Ltd.Inventors: Chun-Jen Huang, Chia-Jung Chen, Hsin-Yi Ho
-
Patent number: 7474565Abstract: An embodiment of the present invention involves a method of programming a memory cell. The memory cell is in a first state having a maximum initial threshold voltage. The memory cell is to be programmed to one of a plurality of states having a higher target threshold voltage relative to the maximum initial threshold voltage. There is a cue voltage between the maximum initial threshold voltage and the target threshold voltage. The memory cell has a drain region. The method includes applying a drain voltage to the cell by a programming pulse having a first width, determining whether the cell has reached the cue threshold voltage, and if the cell has reached the cue threshold voltage, changing the programming pulse width from the first pulse width to a second pulse width. The second pulse width is smaller than the first pulse width.Type: GrantFiled: December 11, 2006Date of Patent: January 6, 2009Assignee: MACRONIX International Co., Ltd.Inventors: Chun-Jen Huang, Chia-Jung Chen, Hsin-Yi Ho