Patents by Inventor Hung-Ming Lin
Hung-Ming Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220283979Abstract: An adaptive serial general-purpose input output (ASGPIO) interface and a signal receiver thereof suitable for a secure control module (SCM) are provided. The ASGPIO interface includes a signal transmitter. The signal transmitter includes a first data buffer, a comparator, and an encoder. The first data buffer receives transmitted data and provides previously transmitted data. The comparator receives currently transmitted data and receives the previously transmitted data. In a first mode, the comparator compares the previously transmitted data with the currently transmitted data to generate a data variation information. The encoder, in the first mode, generates at least one index value and a corresponding instruction signal according to the data variation information. The signal transmitter sends the at least one index value as a serial signal and the instruction signal to a signal receiver.Type: ApplicationFiled: December 6, 2021Publication date: September 8, 2022Applicant: ASPEED Technology Inc.Inventors: Hung-Ming Lin, Chih-Chiang Mao
-
Publication number: 20220179464Abstract: An example apparatus to retain a computer power brick in a power brick holder includes a plate and a positioning mechanism removably attached at any of a plurality of positions on the plate. The positioning mechanism is attached at a preset position on the plate based on a size of the power brick.Type: ApplicationFiled: July 24, 2019Publication date: June 9, 2022Applicant: Hewlett-Packard Development Company, L.P.Inventors: Chin-Chang Ho, Hung-Ming Lin, Hong-Tao Hsieh, Che-An Yao
-
Publication number: 20220149552Abstract: A board to board connector includes a first male connector and a second male connector. The first male connector includes a first number of pins. The second male connector is aligned with the first male connector and includes a second number of pins. The first male connector is configured to be removably electrically coupled to a first female connector including a third number of pins equal to the first number and the second male connector is configured to be removably electrically coupled to a second female connector including a fourth number of pins equal to the second number. The first male connector and the second male connector are also configured to be removably electrically coupled to a single third female connector including a fifth number of pins equal to the first number plus the second number.Type: ApplicationFiled: July 31, 2019Publication date: May 12, 2022Applicant: Hewlett-Packard Development Company, L.P.Inventors: Hung-Ming Lin, Chin-Chang Ho, Jui-Hsuan Chang, Shaheen Saroor
-
Patent number: 11310936Abstract: Example thermal modules are disclosed. An example thermal module for use with an electronic device includes a first heatsink defining a first airflow exit. The first heatsink including a first set of fins having a first height and a second set of fins having a second height. The second height being less than the first height. The second set of fins being adjacent the first airflow exit. A second heatsink defines a second airflow exit. The second heatsink is spaced from the first heatsink to form a gap therebetween. The second heatsink is thermally coupled to the first heatsink via a heat pipe.Type: GrantFiled: May 31, 2018Date of Patent: April 19, 2022Assignee: Hewlett-Packard Development Company, L.P.Inventors: Shaheen Saroor, Lan-Chin Chiou, Hung-Ming Lin
-
Patent number: 11029149Abstract: A time-of-flight (ToF) system disclosed herein provides a method of a method of separating a direct component of light collected by a time of flight (ToF) detector from a global component of light collected by the ToF detector, the method comprising acquiring three or more images represented by three or more matrices in response to illuminating a target with a light source using a first spatial pattern at three or more different modulation frequencies, acquiring an additional image represented by an additional matrix in response to illuminating the target with the light source using a second spatial pattern, the second spatial pattern being different than the first spatial pattern, and determining one or more parameters of the direct component of light and the global component of light based on analysis of the three or more matrices and the additional matrix.Type: GrantFiled: January 30, 2019Date of Patent: June 8, 2021Assignee: Microsoft Technology Licensing, LLCInventors: Sergio Ortiz Egea, Hung-Ming Lin
-
Publication number: 20210153382Abstract: Example thermal modules are disclosed. An example thermal module for use with an electronic device includes a first heatsink defining a first airflow exit. The first heatsink including a first set of fins having a first height and a second set of fins having a second height. The second height being less than the first height. The second set of fins being adjacent the first airflow exit. A second heatsink defines a second airflow exit. The second heatsink is spaced from the first heatsink to form a gap therebetween. The second heatsink is thermally coupled to the first heatsink via a heat pipe.Type: ApplicationFiled: May 31, 2018Publication date: May 20, 2021Applicant: Hewlett-Packard Development Company, L.P.Inventors: Shaheen Saroor, Lan-Chin Chiou, Hung-Ming Lin
-
Publication number: 20200240781Abstract: A time-of-flight (ToF) system disclosed herein provides a method of a method of separating a direct component of light collected by a time of flight (ToF) detector from a global component of light collected by the ToF detector, the method comprising acquiring three or more images represented by three or more matrices in response to illuminating a target with a light source using a first spatial pattern at three or more different modulation frequencies, acquiring an additional image represented by an additional matrix in response to illuminating the target with the light source using a second spatial pattern, the second spatial pattern being different than the first spatial pattern, and determining one or more parameters of the direct component of light and the global component of light based on analysis of the three or more matrices and the additional matrix.Type: ApplicationFiled: January 30, 2019Publication date: July 30, 2020Inventors: Sergio ORTIZ EGEA, Hung-Ming LIN
-
Patent number: 10607352Abstract: A time-of-flight (ToF) camera is configured to operate in a manner that reduces power consumption of the ToF camera. For a key frame, a key-frame depth image is generated based on a plurality of sets of key-frame IR images. Each set of key-frame IR images is acquired using a different modulation frequency of active IR light. For a P-frame after the key frame, a P-frame depth image is generated based on a set of P-frame IR images acquired using a single modulation frequency of active IR light.Type: GrantFiled: May 17, 2018Date of Patent: March 31, 2020Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Sergio Ortiz Egea, Hung-Ming Lin
-
Publication number: 20190355136Abstract: A time-of-flight (ToF) camera is configured to operate in a manner that reduces power consumption of the ToF camera. For a key frame, a key-frame depth image is generated based on a plurality of sets of key-frame IR images. Each set of key-frame IR images is acquired using a different modulation frequency of active IR light. For a P-frame after the key frame, a P-frame depth image is generated based on a set of P-frame IR images acquired using a single modulation frequency of active IR light.Type: ApplicationFiled: May 17, 2018Publication date: November 21, 2019Applicant: Microsoft Technology Licensing, LLCInventors: Sergio ORTIZ EGEA, Hung-Ming LIN
-
Publication number: 20180018807Abstract: An image processing apparatus is disclosed, which comprises a rasterization engine, a texture mapping module and a destination buffer. The rasterization engine receives a group of vertices from a vertex list and performs polygon rasterization operations for a point within the group of vertices forming a polygon to generate texture coordinates for each camera image. The vertex list comprises a plurality of vertices with their data structures. The texture mapping module texture maps texture data from each camera image according to its texture coordinates to generate a sample value for each camera image. The destination buffer is coupled to the texture mapping module and stores the panoramic image. Here, the data structures define a mapping between the panoramic image and the camera images.Type: ApplicationFiled: July 15, 2016Publication date: January 18, 2018Inventors: Chung-Yen LU, Pei-Hen HUNG, HUNG-JU HUANG, HUNG-MING LIN
-
Patent number: 9857865Abstract: A power measurement circuit is disclosed. The power measurement circuit comprises a sampling register, a latch generator, an accumulation unit, a calculation unit and an output register. The sampling register samples an input signal based on a sampling clock to generate a binary digit. The latch generator generates a latch signal based on the sampling clock and a measurement interval. The accumulation unit accumulates the binary digit based on the latch signal to generate a sum value. The calculation unit calculates an ON-phase rate of the input signal according to the sum value and the measurement interval. The output register stores a power consumption value according to the ON-phase rate of the input signal.Type: GrantFiled: December 10, 2015Date of Patent: January 2, 2018Assignee: Aspeed Technology Inc.Inventors: Chung-Yen Lu, Hung-Ming Lin
-
Publication number: 20170168550Abstract: A power measurement circuit is disclosed. The power measurement circuit comprises a sampling register, a latch generator, an accumulation unit, a calculation unit and an output register. The sampling register samples an input signal based on a sampling clock to generate a binary digit. The latch generator generates a latch signal based on the sampling clock and a measurement interval. The accumulation unit accumulates the binary digit based on the latch signal to generate a sum value. The calculation unit calculates an ON-phase rate of the input signal according to the sum value and the measurement interval. The output register stores a power consumption value according to the ON-phase rate of the input signal.Type: ApplicationFiled: December 10, 2015Publication date: June 15, 2017Inventors: Chung-Yen LU, Hung-Ming LIN
-
Patent number: 9420705Abstract: A current conducting element including a substrate, a through hole, an electrode layer and a conductor structure is provided. The through hole is disposed through the substrate and has a first opening. The electrode layer is disposed on the substrate. A portion of the first opening is exposed from the electrode layer. The conductor structure is disposed in the through hole and contacted with the electrode layer. The electrode layer and the conductor structure form a current conducting path.Type: GrantFiled: August 13, 2013Date of Patent: August 16, 2016Assignee: CYNTEC CO., LTD.Inventors: Yi-Geng Li, Chung-Hsiung Wang, Hung-Ming Lin
-
Patent number: 9336978Abstract: A protective device including a substrate, a conductive section and a bridge element is provided. The conductive section is supported by the substrate, wherein the conductive section comprises a metal element electrically connected between first and second electrodes. The metal element serves as a sacrificial structure having a melting point lower than that of the first and second electrodes. The bridge element spans across the metal element in a direction across direction of current flow in the metal element, wherein the bridge element facilitates breaking of the metal element upon melting.Type: GrantFiled: August 8, 2013Date of Patent: May 10, 2016Assignee: CYNTEC CO., LTD.Inventors: Chung-Hsiung Wang, Hung-Ming Lin, Wen-Shiang Luo, Chun-Tiao Liu, Kuo-Shu Chen
-
Patent number: 9229598Abstract: A touch pen for a capacitive touch screen is provided. The touch pen includes a signal receiver conductor, a signal detecting and adjusting circuit, and a signal transmitter conductor. The signal receiver conductor receives a first touch signal from the capacitive touch screen. The signal detecting and adjusting circuit enlarges the first touch signal to a second touch signal having a standard intensity with a first magnification factor, a second magnification factor and a third magnification factor. The signal transmitter conductor issues the second touch signal to the capacitive touch screen. According to the second touch signal, the capacitive touch screen senses a position of a touch point of the touch pen.Type: GrantFiled: August 5, 2014Date of Patent: January 5, 2016Assignee: PRIMAX ELECTRONICS LTD.Inventors: Chou-Liang Liu, Chien-Pang Chien, Hung-Ming Lin
-
Publication number: 20150355748Abstract: A touch pen for a capacitive touch screen is provided. The touch pen includes a signal receiver conductor, a signal detecting and adjusting circuit, and a signal transmitter conductor. The signal receiver conductor receives a first touch signal from the capacitive touch screen. The signal detecting and adjusting circuit enlarges the first touch signal to a second touch signal having a standard intensity with a first magnification factor, a second magnification factor and a third magnification factor. The signal transmitter conductor issues the second touch signal to the capacitive touch screen. According to the second touch signal, the capacitive touch screen senses a position of a touch point of the touch pen.Type: ApplicationFiled: August 5, 2014Publication date: December 10, 2015Inventors: CHOU-LIANG LIU, Chien-Pang Chien, Hung-Ming Lin
-
Patent number: 9129769Abstract: A protective device including a substrate, a conductive section and a bridge element is provided. The conductive section is supported by the substrate, wherein the conductive section comprises a metal element electrically connected between first and second electrodes. The metal element serves as a sacrificial structure having a melting point lower than that of the first and second electrodes. The bridge element spans across the metal element in a direction across direction of current flow in the metal element, wherein the bridge element facilitates breaking of the metal element upon melting.Type: GrantFiled: September 3, 2010Date of Patent: September 8, 2015Assignee: CYNTEC CO., LTD.Inventors: Chung-Hsiung Wang, Hung-Ming Lin, Wen-Shiang Luo, Chun-Tiao Liu, Kuo-Shu Chen
-
Patent number: 9025295Abstract: A protective device includes a substrate, an electrode layer, a metal structure, an outer cover and an arc extinguishing structure. The electrode layer is disposed on the substrate. The electrode layer includes at least one gap. The metal structure is disposed on the electrode layer and located above the gap, and the metal structure has a melting temperature lower than a melting temperature of the electrode layer. The outer cover is disposed on the substrate and covers the metal structure and a portion of the electrode layer. The arc extinguishing structure is disposed between the outer cover and the substrate. A protective module is further provided.Type: GrantFiled: January 23, 2014Date of Patent: May 5, 2015Assignee: Cyntec Co., Ltd.Inventors: Chung-Hsiung Wang, Hung-Ming Lin, Lang-Yi Chiang, Wen-Shiang Luo, Kuo-Shu Chen, Han-Yang Chung, Hui-Wen Hsu, Po-Wei Su, Hong-Ming Chen
-
Publication number: 20140327031Abstract: A current conducting element including a substrate, a through hole, an electrode layer and a conductor structure is provided. The through hole is disposed through the substrate and has a first opening. The electrode layer is disposed on the substrate. A portion of the first opening is exposed from the electrode layer. The conductor structure is disposed in the through hole and contacted with the electrode layer. The electrode layer and the conductor structure form a current conducting path.Type: ApplicationFiled: August 13, 2013Publication date: November 6, 2014Applicant: CYNTEC CO., LTD.Inventors: Yi-Geng Li, Chung-Hsiung Wang, Hung-Ming Lin
-
Publication number: 20140255829Abstract: A mask for dual tone development including a opening pattern region and a partial transparent pattern is provided. The opening pattern region includes a plurality of transparent patterns and a plurality of opaque patterns, and a plurality of opening patterns is defined in a photoresist for dual tone development by the transparent patterns and the opaque patterns. The partial transparent pattern surrounds the opening pattern region.Type: ApplicationFiled: May 17, 2013Publication date: September 11, 2014Applicant: Powerchip Technology CorporationInventors: Yi-Shiang Chang, Chia-Chi Lin, Hung-Ming Lin