Patents by Inventor Izumi Nitta
Izumi Nitta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7944446Abstract: Fluctuations of cumulative delay value and delay dispersion in a path of a circuit are displayed graphically. Cumulative delay values of circuit elements in the path are obtained from delay analysis results of the circuit and dispersion is obtained from a probability density distribution of the delay of the circuit elements. Corresponding to the location of the circuit element in the path, the former and the latter are plotted on a coordinate plane.Type: GrantFiled: December 17, 2007Date of Patent: May 17, 2011Assignee: Fujitsu LimitedInventors: Toshiyuki Shibuya, Katsumi Homma, Izumi Nitta
-
Patent number: 7934182Abstract: A delay distribution of a partial path that passes through a node to which a plurality of signals is input and for which an estimation in a statistical MAX is predicted to be large, that is present on a critical path having large influence on a circuit delay, and that has high possibility of improving the circuit delay, among nodes in a circuit graph is calculated by the Monte Carlo simulation instead of the block based simulation, thereby increasing speed and accuracy of delay analysis.Type: GrantFiled: August 18, 2008Date of Patent: April 26, 2011Assignee: Fujitsu LimitedInventors: Izumi Nitta, Katsumi Homma, Toshiyuki Shibuya
-
Patent number: 7870533Abstract: Within-die delay distributions and die-to-die delay distributions of two arbitrary paths in an analysis target circuit are extracted from a delay distribution library, and an effect index indicative of a relative error of an overall path delay distribution of one path and an overall path delay distribution when the two paths are integrated as one path is calculated based on the within-die delay distributions and the die-to-die delay distributions of the two paths. When the effect index is determined to be equal to or above a threshold, the overall path delay distribution of the two paths integrated as one path is calculated. Hence, a path that affects an analysis result alone is selected to execute a statistical Max operation, thereby increasing a speed of delay analysis processing.Type: GrantFiled: February 28, 2008Date of Patent: January 11, 2011Assignee: Fujitsu LimitedInventors: Katsumi Homma, Izumi Nitta, Toshiyuki Shibuya
-
Publication number: 20100287520Abstract: A dummy rule generating apparatus includes a critical pattern estimating unit that determines a wiring pattern whose total perimeter length of wirings is smaller than an appropriate range based on constraints on the wirings for a circuit layout as a critical pattern. The dummy rule generating apparatus also includes a rule generating unit that generates dummy fill rules of a shape and a layout of dummy metals that increase number of dummy metals inserted in the critical pattern and decrease the number of dummy metals inserted in a wiring pattern whose total perimeter length of wirings is within an appropriate range.Type: ApplicationFiled: March 19, 2010Publication date: November 11, 2010Applicant: Fujitsu LimitedInventor: Izumi Nitta
-
Publication number: 20100077367Abstract: An apparatus that evaluates a layout of a semiconductor integrated circuit by estimating a result of planarization in manufacturing the circuit includes a unit that divides the layout into partial areas, a unit that calculates, for each partial area, at least one of a wiring density in the partial area, a total perimeter length of wirings in the partial area, and a maximum value of differences of wiring densities in adjacent partial areas adjacent to the partial area from the wiring density in the partial area as partial area data, a unit that sets ranges of the wiring density, the total perimeter length, and the maximum value from which a height variation larger than an upper limit value is expected as critical regions based on an equation corresponding to a type of the layout, and a unit that plots the critical regions and the partial area data on a same map.Type: ApplicationFiled: June 30, 2009Publication date: March 25, 2010Applicant: FUJITSU LIMITEDInventor: Izumi NITTA
-
Patent number: 7681161Abstract: Delay analysis performed on a circuit having multiple parallel partial circuits (paths) involves recursively integrating two paths of the circuit using an all-element delay distribution that indicates delay based on performance of all circuit elements in a path and a correlation delay distribution that indicates delay based on correlation between circuit elements in the path. An all-element delay distribution is calculated for the integrated path using the all-element delay distributions of the two paths to be integrated. The all-element delay distributions and the correlation delay distributions of two paths to be integrated are used to calculate a total delay distribution for the integrated path. The total delay distribution is used with the all-element delay distribution for the integrated path to calculate a correlation delay distribution for the integrated path. Through recursive calculation, a delay distribution of the circuit is estimated.Type: GrantFiled: September 21, 2007Date of Patent: March 16, 2010Assignee: Fujitsu LimitedInventors: Katsumi Homma, Hidetoshi Matsuoka, Izumi Nitta, Toshiyuki Shibuya
-
Patent number: 7653889Abstract: An apparatus includes: a detecting unit that detects a target path from among a plurality of paths in a target circuit based on a result of a delay analysis of the target circuit, wherein the result of the delay analysis includes delay data of a first circuit component of the target path; an extracting unit that extracts delay data of a second circuit component having an identical type to that of the first circuit component; and a generating unit that generates a directive for replacing the first circuit component with the second circuit component.Type: GrantFiled: September 20, 2006Date of Patent: January 26, 2010Assignee: Fujitsu LimitedInventors: Izumi Nitta, Toshiyuki Shibuya, Katsumi Homma, Hidetoshi Matsuoka
-
Publication number: 20090276745Abstract: A method includes: before carrying out a timing verification processing of a semiconductor circuit, preliminarily superposing and arranging a dummy pattern template representing an arrangement pattern of dummy metal, onto a layout area defined by layout data while changing an origin position of the dummy pattern template to optimize the origin position of the dummy pattern template; and upon detecting that the result of the timing verification processing has no problem, superposing and arranging the dummy pattern template onto the layout area at the origin position of the dummy pattern template, to generate the layout data after inserting the dummy metal.Type: ApplicationFiled: December 17, 2008Publication date: November 5, 2009Applicant: FUJITSU LIMITEDInventor: Izumi Nitta
-
Publication number: 20090138838Abstract: A delay distribution of a partial path that passes through a node to which a plurality of signals is input and for which an estimation in a statistical MAX is predicted to be large, that is present on a critical path having large influence on a circuit delay, and that has high possibility of improving the circuit delay, among nodes in a circuit graph is calculated by the Monte Carlo simulation instead of the block based simulation, thereby increasing speed and accuracy of delay analysis.Type: ApplicationFiled: August 18, 2008Publication date: May 28, 2009Applicant: FUJITSU LIMITEDInventors: Izumi Nitta, Katsumi Homma, Toshiyuki Shibuya
-
Patent number: 7516432Abstract: A delay analyzing apparatus receives a result of timing analysis of a target circuit, and detects, from paths in the target circuit, critical paths based on the result of the timing analysis with a detecting unit. A first calculating unit calculates an average delay distribution of the paths other than the critical paths based on an average delay value of each of the critical paths. A second calculating unit calculates a probability density distribution of the critical paths, and a third calculating unit calculates a probability density distribution of all of the paths based on the average delay distribution. A fourth calculating unit calculates difference between a statistical delay value of the critical paths and a statistical delay value of all of the paths based on the probability density distribution of the critical paths and the probability density distribution of all of the paths.Type: GrantFiled: September 14, 2006Date of Patent: April 7, 2009Assignee: Fujitsu LimitedInventors: Katsumi Homma, Toshiyuki Shibuya, Hidetoshi Matsuoka, Izumi Nitta
-
Publication number: 20090055142Abstract: A method for estimating a man-hours of an entire project having a series of tasks with a computer includes, inputting an estimated man-hours of the each task, acquiring model functions for extracting estimation errors included in the estimated man-hours of the each task based on an attribute of a worker who performs the each task, calculating a probability density distribution representing estimation errors depending on the attribute and a probability density distribution representing modeling errors depending on methods for estimating the man-hours for each task using the model functions, calculating man-hours of the entire project having a series of tasks for the each task using statistical methods to accumulate the probability density distribution representing estimation errors and the probability density distribution representing the modeling errors, and outputting calculating results of man-hours of the entire project to a output device.Type: ApplicationFiled: August 12, 2008Publication date: February 26, 2009Applicant: FUJITSU LIMITEDInventors: Izumi Nitta, Toshiyuki Shibuya, Katsumi Homma
-
Publication number: 20090007044Abstract: A design support apparatus includes an extracting unit that extracts a first cell from among plural cells in a target circuit; a detecting unit that detects a second cell arranged adjacent to the first cell; and a setting unit that sets a delay value of the first cell according to an arrangement pattern of the second cell.Type: ApplicationFiled: April 29, 2008Publication date: January 1, 2009Applicant: FUJITSU LIMITEDInventors: Toshiyuki Shibuya, Katsumi Homma, Izumi Nitta
-
Publication number: 20080244487Abstract: A delay analysis support apparatus that supports analysis of delay in a target circuit includes an acquiring unit that acquires error information concerning a cell-delay estimation error that is dependent on a characterizing tool; an error calculating unit that calculates, based on the error information and a first probability density distribution concerning the cell delay of each cell and obtained from the cell delay estimated by the characterizing tool, a second probability density distribution that concerns the cell-delay estimation error of each cell; and an linking unit that links the second probability density distribution and a cell library storing therein the first probability density distribution.Type: ApplicationFiled: February 28, 2008Publication date: October 2, 2008Applicant: FUJITSU LIMITEDInventors: Izumi Nitta, Toshiyuki Shibuya, Katsumi Homma
-
Publication number: 20080222586Abstract: Within-die delay distributions and die-to-die delay distributions of two arbitrary paths in an analysis target circuit are extracted from a delay distribution library, and an effect index indicative of a relative error of an overall path delay distribution of one path and an overall path delay distribution when the two paths are integrated as one path is calculated based on the within-die delay distributions and the die-to-die delay distributions of the two paths. When the effect index is determined to be equal to or above a threshold, the overall path delay distribution of the two paths integrated as one path is calculated. Hence, a path that affects an analysis result alone is selected to execute a statistical Max operation, thereby increasing a speed of delay analysis processing.Type: ApplicationFiled: February 28, 2008Publication date: September 11, 2008Applicant: FUJITSU LIMITEDInventors: Katsumi Homma, Izumi Nitta, Toshiyuki Shibuya
-
Publication number: 20080195941Abstract: Fluctuations of cumulative delay value and delay dispersion in a path of a circuit are displayed graphically. Cumulative delay values of circuit elements in the path are obtained from delay analysis results of the circuit and dispersion is obtained from a probability density distribution of the delay of the circuit elements. Corresponding to the location of the circuit element in the path, the former and the latter are plotted on a coordinate plane.Type: ApplicationFiled: December 17, 2007Publication date: August 14, 2008Applicant: Fujitsu LimitedInventors: Toshiyuki SHIBUYA, Katsumi HOMMA, Izumi NITTA
-
Publication number: 20080148205Abstract: Delay analysis performed on a circuit having multiple parallel partial circuits (paths) involves recursively integrating two paths of the circuit using an all-element delay distribution that indicates delay based on performance of all circuit elements in a path and a correlation delay distribution that indicates delay based on correlation between circuit elements in the path. An all-element delay distribution is calculated for the integrated path using the all-element delay distributions of the two paths to be integrated. The all-element delay distributions and the correlation delay distributions of two paths to be integrated are used to calculate a total delay distribution for the integrated path. The total delay distribution is used with the all-element delay distribution for the integrated path to calculate a correlation delay distribution for the integrated path. Through recursive calculation, a delay distribution of the circuit is estimated.Type: ApplicationFiled: September 21, 2007Publication date: June 19, 2008Applicant: FUJITSU LIMITEDInventors: Katsumi Homma, Hidetoshi Matsuoka, Izumi Nitta, Toshiyuki Shibuya
-
Patent number: 7320118Abstract: A delay analysis device includes a receiving unit that receives a result of a timing analysis of a target circuit to be analyzed, a detecting unit that detects critical paths having delays within a predetermined range, a statistical-delay computing unit that computes a statistical delay of the target circuit based on a cumulative probability distribution of the delays of the critical paths, and a probability-density-distribution computing unit that computes a probability density distribution of delay of a critical path that has the greatest delay in the result. The detecting unit detects x number of critical paths having cumulative delays within computed probability density distribution.Type: GrantFiled: December 23, 2005Date of Patent: January 15, 2008Assignee: Fujitsu LimitedInventors: Katsumi Homma, Toshiyuki Shibuya, Hidetoshi Matsuoka, Izumi Nitta
-
Publication number: 20070226669Abstract: An apparatus includes: a detecting unit that detects a target path from among a plurality of paths in a target circuit based on a result of a delay analysis of the target circuit, wherein the result of the delay analysis includes delay data of a first circuit component of the target path; an extracting unit that extracts delay data of a second circuit component having an identical type to that of the first circuit component; and a generating unit that generates a directive for replacing the first circuit component with the second circuit component.Type: ApplicationFiled: September 20, 2006Publication date: September 27, 2007Inventors: Izumi Nitta, Toshiyuki Shibuya, Katsumi Homma, Hidetoshi Matsuoka
-
Publication number: 20070204248Abstract: A delay analyzing apparatus receives a result of timing analysis of a target circuit, and detects, from paths in the target circuit, critical paths based on the result of the timing analysis with a detecting unit. A first calculating unit calculates an average delay distribution of the paths other than the critical paths based on an average delay value of each of the critical paths. A second calculating unit calculates a probability density distribution of the critical paths, and a third calculating unit calculates a probability density distribution of all of the paths based on the average delay distribution. A fourth calculating unit calculates difference between a statistical delay value of the critical paths and a statistical delay value of all of the paths based on the probability density distribution of the critical paths and the probability density distribution of all of the paths.Type: ApplicationFiled: September 14, 2006Publication date: August 30, 2007Inventors: Katsumi Homma, Toshiyuki Shibuya, Hidetoshi Matsuoka, Izumi Nitta
-
Publication number: 20070074138Abstract: A delay analysis device includes a receiving unit that receives a result of a timing analysis of a target circuit to be analyzed, a detecting unit that detects critical paths having delays within a predetermined range, a statistical-delay computing unit that computes a statistical delay of the target circuit based on a cumulative probability distribution of the delays of the critical paths, and a probability-density-distribution computing unit that computes a probability density distribution of delay of a critical path that has the greatest delay in the result. The detecting unit detects x number of critical paths having cumulative delays within computed probability density distribution.Type: ApplicationFiled: December 23, 2005Publication date: March 29, 2007Applicant: FUJITSU LIMITEDInventors: Katsumi Homma, Toshiyuki Shibuya, Hidetoshi Matsuoka, Izumi Nitta