Patents by Inventor Jee-hoon Han
Jee-hoon Han has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10978464Abstract: A vertical non-volatile memory device includes a lower insulating layer on a substrate, a multilayer structure including gate electrodes and interlayer insulating layers alternately stacked on the lower insulating layer, a gate dielectric layer and a channel structure, and has an opening extending through the multilayer structure and exposing the lower insulating layer. The opening includes a first open portion extending through at least one layer of the multilayer structure at a first width, and a second open portion extending through the multilayer structure at a second width less than the first width. The gate dielectric layer lines the opening, and the channel structure is disposed on the gate dielectric layer and is electrically connected to the substrate.Type: GrantFiled: May 14, 2020Date of Patent: April 13, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hwan Son, Jae-Hoon Jang, Jee-Hoon Han
-
Publication number: 20210036013Abstract: A semiconductor memory device includes a peripheral logic structure including peripheral circuits on a substrate, a horizontal semiconductor layer extending along a top surface of the peripheral logic structure, a plurality of stack structures arranged on the horizontal semiconductor layer along a first direction, and a plurality of electrode separation regions in each of the plurality of stack structures to extend in a second direction, which is different from the first direction, wherein each of the plurality of stack structures includes a first electrode pad and a second electrode pad on the first electrode pad, the first electrode pad protruding in the first direction beyond the second electrode pad by a first width, and the first electrode pad protrudes in the second direction beyond the second electrode pad by a second width, which is different from the first width.Type: ApplicationFiled: July 22, 2020Publication date: February 4, 2021Inventors: Hae Min LEE, Shin Hwan KANG, Jee Hoon HAN
-
Publication number: 20200395377Abstract: A semiconductor memory device includes a third insulating pattern and a first insulating pattern on a substrate, the third insulating pattern and the first insulating pattern being spaced apart from each other in a first direction that is perpendicular to the substrate such that a bottom surface of the third insulating pattern and a top surface of the first insulating pattern face each other, a gate electrode between the bottom surface of the third insulating pattern and the top surface of the first insulating pattern, and including a first side extending between the bottom surface of the third insulating pattern and the top surface of the first insulating pattern, and a second insulating pattern that protrudes from the first side of the gate electrode by a second width in a second direction, the second direction being different from the first direction.Type: ApplicationFiled: January 10, 2020Publication date: December 17, 2020Inventors: Joo-Heon KANG, Tae Hun KIM, Jae Ryong SIM, Kwang Young JUNG, Gi Yong CHUNG, Jee Hoon HAN, Doo Hee HWANG
-
Publication number: 20200388633Abstract: A nonvolatile memory device includes a mold structure including a plurality of insulating patterns and a plurality of gate electrodes alternately stacked on a substrate, a semiconductor pattern penetrating through the mold structure and contacting the substrate, a first charge storage film, and a second charge storage film separated from the first charge storage film. The first and second charge storage films are disposed between each of the gate electrodes and the semiconductor pattern. Each of the gate electrodes includes a first recess and a second recess which are respectively recessed inward from a side surface of the gate electrodes. The first charge storage film fills at least a portion of the first recess, and the second charge storage film fills at least a portion of the second recess.Type: ApplicationFiled: February 21, 2020Publication date: December 10, 2020Inventors: Kwang Young JUNG, Jong Won KIM, Young Hwan SON, Jee Hoon HAN
-
Publication number: 20200381449Abstract: A nonvolatile memory device includes a mold structure having a stack of word lines on a substrate and first and second string selection lines on the word lines, a first cutting structure through the mold structure, a second cutting structure through the mold structure, the second cutting structure being spaced apart from the first cutting structure, a channel structure penetrating the mold structure to be connected to the substrate, the channel structure being between the first and second cutting structures, a first cutting line cutting through the first string selection line but not through the second string selection line, the first cutting line being between the first and second cutting structures, and a second cutting line cutting through the second string selection line but not through the first string selection line, the second cutting line being between the second cutting structure and the channel structure.Type: ApplicationFiled: December 18, 2019Publication date: December 3, 2020Inventors: Je Suk MOON, Seo-Goo KANG, Young Hwan SON, Kohji KANAMORI, Jee Hoon HAN
-
Patent number: 10840183Abstract: Vertical memory devices and methods of forming the same are provided. The devices may include a gate line structure including gate lines that are stacked in a first direction and extend in a second direction. The device may also include a first step pattern structure including extended gate lines extending from the gate lines and including first step layers and a second step pattern structure contacting the first step pattern structure, including the extended gate lines and including second step layers. An n-th extended gate line (n is an even number) may be disposed at an upper portion of each of the first step layers, and an (n-1)-th extended gate line may be disposed at an upper portion of each of the second step layers. Each of exposed portions of the (n-1)-th extended gate lines serves as a pad region, and the pad regions have different areas.Type: GrantFiled: April 16, 2020Date of Patent: November 17, 2020Inventors: Seok-Jung Yun, Sung-Hun Lee, Jee-Hoon Han, Yong-Won Chung, Seong Soon Cho
-
Publication number: 20200303401Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: ApplicationFiled: July 31, 2019Publication date: September 24, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Publication number: 20200273870Abstract: A vertical non-volatile memory device includes a lower insulating layer on a substrate, a multilayer structure including gate electrodes and interlayer insulating layers alternately stacked on the lower insulating layer, a gate dielectric layer and a channel structure, and has an opening extending through the multilayer structure and exposing the lower insulating layer. The opening includes a first open portion extending through at least one layer of the multilayer structure at a first width, and a second open portion extending through the multilayer structure at a second width less than the first width. The gate dielectric layer lines the opening, and the channel structure is disposed on the gate dielectric layer and is electrically connected to the substrate.Type: ApplicationFiled: May 14, 2020Publication date: August 27, 2020Inventors: Young-Hwan Son, Jae-Hoon Jang, Jee-Hoon Han
-
Publication number: 20200243445Abstract: Vertical memory devices and methods of forming the same are provided. The devices may include a gate line structure including gate lines that are stacked in a first direction and extend in a second direction. The device may also include a first step pattern structure including extended gate lines extending from the gate lines and including first step layers and a second step pattern structure contacting the first step pattern structure, including the extended gate lines and including second step layers. An n-th extended gate line (n is an even number) may be disposed at an upper portion of each of the first step layers, and an (n-1)-th extended gate line may be disposed at an upper portion of each of the second step layers. Each of exposed portions of the (n-1)-th extended gate lines serves as a pad region, and the pad regions have different areas.Type: ApplicationFiled: April 16, 2020Publication date: July 30, 2020Inventors: Seok-Jung YUN, Sung-Hun LEE, Jee-Hoon HAN, Yong-Won CHUNG, Seong Soon CHO
-
Publication number: 20200203329Abstract: A semiconductor device includes a first semiconductor structure including circuit devices and first bonding pads; and a second semiconductor structure connected to the first semiconductor structure, the second semiconductor structure including a base layer; a first memory cell structure including first gate electrodes and first channels penetrating through the first gate electrodes; a second memory cell structure including second gate electrodes and second channels penetrating through the second gate electrodes; bit lines between the first and the second memory cell structures, and electrically connected to the first and second channels in common; first and second conductive layers on the second surface of the base layer; a pad insulating layer having an opening exposing a portion of the second conductive layer; and second bonding pads disposed to correspond to the first bonding pads in a lower portion of the second memory cell structure.Type: ApplicationFiled: August 5, 2019Publication date: June 25, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Kohji KANAMORI, Hyun Mog PARK, Yong Seok KIM, Kyung Hwan LEE, Jun Hee LIM, Jee Hoon HAN
-
Publication number: 20200075608Abstract: A three-dimensional semiconductor device includes a first substrate, a second substrate on the first substrate, the second substrate including pattern portions and a plate portion covering the pattern portions, the plate portion having a width greater than a width of each of the pattern portions and being connected to the pattern portions, a lower structure between the first substrate and the second substrate, horizontal conductive patterns on the second substrate, the horizontal conductive patterns being stacked while being spaced apart from each other in a direction perpendicular to an upper surface of the second substrate, and a vertical structure on the second substrate and having a side surface opposing the horizontal conductive patterns.Type: ApplicationFiled: May 22, 2019Publication date: March 5, 2020Inventors: Sun IL SHIM, Kyung Dong KIM, Ju Hak SONG, Jee Hoon HAN
-
Patent number: 10566323Abstract: A scan driver has a plurality of stages configured to supply a scan signal to scan lines. The plurality of stages include a stage coupled to a scan line of the scan lines. The stage includes a first transistor including a gate electrode, a drain electrode and a source electrode and is configured to output the scan signal to the scan line; a second transistor provided on a side of the first transistor and connected to the drain electrode; a third transistor provided on the side of the first transistor and connected to the source electrode; a capacitor provided between the scan line and the first transistor; a first dummy transistor provided between the first transistor and the capacitor and connected to the capacitor; and a second dummy transistor provided between the first transistor and the second transistor and connected to both the first transistor and the second transistor.Type: GrantFiled: October 31, 2017Date of Patent: February 18, 2020Assignee: Samsung Display Co., Ltd.Inventors: Jee Hoon Han, Won Jun Lee, Kyung Suk Jung, Yong Tae Cho, O Sung Seo, Yun Seok Lee
-
Publication number: 20190333925Abstract: A vertical non-volatile memory device includes a lower insulating layer on a substrate, a multilayer structure including gate electrodes and interlayer insulating layers alternately stacked on the lower insulating layer, a gate dielectric layer and a channel structure, and has an opening extending through the multilayer structure and exposing the lower insulating layer. The opening includes a first open portion extending through at least one layer of the multilayer structure at a first width, and a second open portion extending through the multilayer structure at a second width less than the first width. The gate dielectric layer lines the opening, and the channel structure is disposed on the gate dielectric layer and is electrically connected to the substrate.Type: ApplicationFiled: July 8, 2019Publication date: October 31, 2019Inventors: YOUNG-HWAN SON, JAE-HOON JANG, JEE-HOON HAN
-
Patent number: 10396086Abstract: A vertical non-volatile memory device includes a lower insulating layer on a substrate, a multilayer structure including gate electrodes and interlayer insulating layers alternately stacked on the lower insulating layer, a gate dielectric layer and a channel structure, and has an opening extending through the multilayer structure and exposing the lower insulating layer. The opening includes a first open portion extending through at least one layer of the multilayer structure at a first width, and a second open portion extending through the multilayer structure at a second width less than the first width. The gate dielectric layer lines the opening, and the channel structure is disposed on the gate dielectric layer and is electrically connected to the substrate.Type: GrantFiled: June 30, 2017Date of Patent: August 27, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Hwan Son, Jae-Hoon Jang, Jee-Hoon Han
-
Patent number: 10234716Abstract: A liquid crystal display device includes a display area, a peripheral area, and a boundary area between the display area and the peripheral area and further includes: a first substrate; a switching element disposed on the first substrate in the display area; a pad disposed on the first substrate in the peripheral area and electrically connected with the switching element; a protective film disposed on the first substrate in the display area, the peripheral area, and the boundary area, and covering the switching element and the pad; a color filter disposed on the protective film in the display area; and a planarization film covering the color filter and contacting the protective film in the boundary area and the peripheral area. The planarization film is provided with a first opening overlapping the pad and at least one second opening formed in the boundary area.Type: GrantFiled: November 1, 2017Date of Patent: March 19, 2019Assignee: Samsung Display Co., Ltd.Inventors: Jee Hoon Han, O Sung Seo, Kyung Suk Jung, Yong Tae Cho
-
Patent number: 10162237Abstract: A display device includes a first substrate including a display area and a peripheral area disposed in a periphery of the display area. A gate line is disposed in the display area. A data line is insulated from the gate line and intersects the gate line. The data line includes a first portion and a second portion. The first portion is disposed in the display area, and the second portion is connected to the first portion and is disposed in the peripheral area. A thin-film transistor (TFT) is disposed in the display area of the first substrate and is connected to the gate and data lines. A first insulating pattern is disposed on the TFT. A second insulating pattern is disposed in the peripheral area and covers a part of the second portion of the data line. The second insulating pattern includes a same material as the first insulating pattern.Type: GrantFiled: February 10, 2016Date of Patent: December 25, 2018Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Jee Hoon Han, Soo Chul Kim, Jae Yong Shin, Jae Hyoung Youn
-
Patent number: 10147917Abstract: A secondary battery and a method of manufacturing the same are disclosed. In one aspect, the method includes preparing an electrode assembly comprising a positive electrode plate, a negative electrode plate, and a separator interposed therebetween. The method also includes freezing the electrode assembly after the electrode assembly is filled with an electrolyte solution, dipping the frozen electrode assembly in a liquid polymer material, retrieving the dipped electrode assembly from the liquid polymer material, and curing an external surface of the electrode assembly.Type: GrantFiled: March 16, 2015Date of Patent: December 4, 2018Assignee: Samsung SDI Co., Ltd.Inventors: Jee-Won Kang, Byong-Gon Lee, Ki-Soo Lee, Jake Kim, Maeng-Eun Lee, Jee-Hoon Han, Seon-Hong Lee, Jong-Man Kim, Young-Woong Kwon, Hee-Sung Choi
-
Publication number: 20180182748Abstract: A scan driver has a plurality of stages configured to supply a scan signal to scan lines. The plurality of stages include a stage coupled to a scan line of the scan lines. The stage includes a first transistor including a gate electrode, a drain electrode and a source electrode and is configured to output the scan signal to the scan line; a second transistor provided on a side of the first transistor and connected to the drain electrode; a third transistor provided on the side of the first transistor and connected to the source electrode; a capacitor provided between the scan line and the first transistor; a first dummy transistor provided between the first transistor and the capacitor and connected to the capacitor; and a second dummy transistor provided between the first transistor and the second transistor and connected to both the first transistor and the second transistor.Type: ApplicationFiled: October 31, 2017Publication date: June 28, 2018Inventors: Jee Hoon HAN, Won Jun LEE, Kyung Suk JUNG, Yong Tae CHO, O Sung SEO, Yun Seok LEE
-
Publication number: 20180175050Abstract: A vertical non-volatile memory device includes a lower insulating layer on a substrate, a multilayer structure including gate electrodes and interlayer insulating layers alternately stacked on the lower insulating layer, a gate dielectric layer and a channel structure, and has an opening extending through the multilayer structure and exposing the lower insulating layer. The opening includes a first open portion extending through at least one layer of the multilayer structure at a first width, and a second open portion extending through the multilayer structure at a second width less than the first width. The gate dielectric layer lines the opening, and the channel structure is disposed on the gate dielectric layer and is electrically connected to the substrate.Type: ApplicationFiled: June 30, 2017Publication date: June 21, 2018Inventors: YOUNG-HWAN SON, JAE-HOON JANG, JEE-HOON HAN
-
Publication number: 20180129099Abstract: A liquid crystal display device includes a display area, a peripheral area, and a boundary area between the display area and the peripheral area and further includes: a first substrate; a switching element disposed on the first substrate in the display area; a pad disposed on the first substrate in the peripheral area and electrically connected with the switching element; a protective film disposed on the first substrate in the display area, the peripheral area, and the boundary area, and covering the switching element and the pad; a color filter disposed on the protective film in the display area; and a planarization film covering the color filter and contacting the protective film in the boundary area and the peripheral area. The planarization film is provided with a first opening overlapping the pad and at least one second opening formed in the boundary area.Type: ApplicationFiled: November 1, 2017Publication date: May 10, 2018Inventors: Jee Hoon HAN, O Sung SEO, Kyung Suk JUNG, Yong Tae CHO