Patents by Inventor Jeffrey M. Turner
Jeffrey M. Turner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8351426Abstract: A method for Ethernet virtualization using assisted frame correction. The method comprises receiving at a host adapter data packets from a network, storing the received data packets in host memory, storing the received data packets in a hardware queue located on the host adapter, setting a status indicator reflecting the status of the data packets based on results of the checking, and sending the status indicator to the host memory.Type: GrantFiled: March 20, 2008Date of Patent: January 8, 2013Assignee: International Business Machines CorporationInventors: Michael J. Cadigan, Jr., Jeffrey M. Turner, Stephen R. Valley
-
Publication number: 20120311217Abstract: Processing of out-of-order data transfers is facilitated in computing environments that enable data to be directly transferred between a host bus adapter (or other adapter) and a system without first staging the data in hardware disposed between the host bus adapter and the system. An address to be used in the data transfer is determined, in real-time, by efficiently locating an entry in an address data structure that includes the address to be used in the data transfer.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Clinton E. Bubb, Daniel F. Casper, John R. Flanagan, Raymond M. Higgs, George P. Kuch, Jeffrey M. Turner
-
Publication number: 20120311112Abstract: Programmable hardware devices are re-programmed without system downtime. To re-program the device, the device is quiesced, state associated with the device is saved, updates are loaded, the state is restored and operations are resumed, all transparent to the system, except for a possible delay in the system.Type: ApplicationFiled: April 28, 2012Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl A. Bender, Nihad Hadzic, Jeffrey C. Hanscom, Howard M. Haynie, Jeffrey M. Turner
-
Publication number: 20120311218Abstract: Processing of out-of-order data transfers is facilitated in computing environments that enable data to be directly transferred between a host bus adapter (or other adapter) and a system without first staging the data in hardware disposed between the host bus adapter and the system. An address to be used in the data transfer is determined, in real-time, by efficiently locating an entry in an address data structure that includes the address to be used in the data transfer.Type: ApplicationFiled: April 25, 2012Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Clinton E. Bubb, Daniel F. Casper, John R. Flanagan, Raymond M. Higgs, George P. Kuch, Jeffrey M. Turner
-
Publication number: 20120311110Abstract: Programmable hardware devices are re-programmed without system downtime. To re-program the device, the device is quiesced, state associated with the device is saved, updates are loaded, the state is restored and operations are resumed, all transparent to the system, except for a possible delay in the system.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl A. Bender, Nihad Hadzic, Jeffrey C. Hanscom, Howard M. Haynie, Jeffrey M. Turner
-
Publication number: 20120311180Abstract: Aggregation of contiguous data packets, such as contiguous I/O adapter stores, is disclosed. Commensurate with receiving data packets to be written to a memory, multiple contiguous data units of the data packets are aggregated into an aggregated data block. The aggregated data block is validated for writing to memory responsive to either the aggregated data block reaching a size which with inclusion of a next contiguous data unit in the aggregated data block would result in the aggregated data block exceeding a configurable size limit, or a next data unit of the plurality of data units to be written to memory being non-contiguous with the multiple contiguous data units.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kathy S. BARKEY, Howard M. HAYNIE, Jeffrey M. TURNER
-
Publication number: 20120304040Abstract: A checksum calculation, prediction and validation system includes a host system, a network interface, a reception pipeline disposed between the host system and network interface and configured to calculate an expected full checksum related to packets received in the host system and a transmission pipeline disposed between the host system and network interface and configured calculate factors related to packets for transmission on the network interface.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Carl A. Bender, Michael J. Cadigan, JR., Nihad Hadzic, Howard M. Haynie, Jeffrey M. Turner, Raymond Wong
-
Publication number: 20120300790Abstract: The method includes creating a master copy of a header for all packets of a data transmission event, the master copy including a plurality of intact constant header information, the plurality of intact constant header information being constant for all packets of the data transmission event, storing unique header information for all packets of the data transmission event, the unique header information including information unique to at least one packet of the data transmission event, tokenizing identities of each packet of the data transmission event to create a tokenized packet ID for each packet, and indexing the stored unique header information based on the tokenizing. A computer program product for directing a computer processor to perform a method. According to the method, at packet read-time, unique header information associated with the packet is overlayed onto the master copy to create a unique packet.Type: ApplicationFiled: May 27, 2011Publication date: November 29, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael J. Cadigan, JR., Nihad Hadzic, Jeffrey M. Turner, Raymond Wong
-
Publication number: 20120020214Abstract: A method, computer program product, and device are provided for transparent separation of traffic. A communication interface is configured to transmit and receive traffic over a network. A stack is configured to dynamically identify the traffic as interactive traffic and non-interactive traffic. When the stack identifies the non-interactive traffic, the stack is configured to move the non-interactive traffic to a non-interactive queue.Type: ApplicationFiled: July 22, 2010Publication date: January 26, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Patrick G. Brown, Michael J. Cadigan, JR., Thomas D. Moore, Bruce H. Ratcliff, Jerry W. Stevens, Jeffrey M. Turner
-
Patent number: 7856027Abstract: An incoming LAN traffic management system comprising: an I/O adapter configured to receive incoming packets from an Ethernet; a plurality of hosts coupled to the I/O adapter and each having a host buffer; a data router configured to block information received by the I/O adapter into memory locations from an SBAL associated with at least one of the plurality of hosts and in accordance with blocking parameters for the at least one of the plurality of hosts, the data router including an expiration engine configured to expire the SBAL before it is full if at least one predetermined threshold is exceeded.Type: GrantFiled: February 25, 2008Date of Patent: December 21, 2010Assignee: International Business Machines CorporationInventors: Jeffrey C. Hanscom, Howard M. Haynie, Bruce H. Ratcliff, Jeffrey M. Turner
-
Patent number: 7843919Abstract: A method of Ethernet virtualization using network packet alteration. The method comprises receiving network packets from a host destined for transmission over a network, checking whether the network packets have headers, if the packets do not have headers, forming a first portion of the header using firmware, storing the formed packet and header to a first memory; and forming a second portion of the header using programmable logic.Type: GrantFiled: March 20, 2008Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Michael J. Cadigan, Jr., Joel Goldman, Howard M. Haynie, Bruce H. Ratcliff, Jeffrey M. Turner
-
Patent number: 7836198Abstract: A method of Ethernet virtualization using hardware control flow override. The method comprises providing, at a first logical entity of a first programmable logic device, control signals used for performing control-flow, selectively routing the control signals to a second programmable logic device that is external to the first programmable logic device, receiving processed control signals from the second programmable logic device, and forwarding the processed control signals to a second logic entity of the first programmable logic device.Type: GrantFiled: March 20, 2008Date of Patent: November 16, 2010Assignee: International Business Machines CorporationInventors: Michael J. Cadigan, Jr., Howard M. Haynie, Jeffrey M. Turner
-
Patent number: 7814182Abstract: A method of Ethernet virtualization using automatic self-configuration of logic of a data router. The method comprising maintaining control parameters at a master device, accessing, by a slave device, the control parameters at the master devices, and configuring the slave device based on the accessed control parameters.Type: GrantFiled: March 20, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventors: Michael J. Cadigan, Jr., Howard M. Haynie, Jeffrey M. Turner
-
Patent number: 7760736Abstract: A packet that represents unknown traffic for a virtual host is received. A test is performed to ascertain whether or not a destination connection can be determined for the received packet wherein it is discovered the packet is a broadcast (or multicast) packet. Since such packets have multiple destinations in a virtualized environment, the broadcast (or multicast) packet requires special handling and is passed to a store engine. The store engine obtains a free packet buffer from an elastic FIFO memory, moves the packet into the free packet buffer, and submits the free packet buffer back to the elastic FIFO memory. An assist engine determines and assigns connections to packets submitted to the elastic FIFO without known connections, such as broadcast (or multicast) packets. The assist engine efficiently performs this task through the use of indirect buffers, which are also obtained from and submitted back to the elastic FIFO.Type: GrantFiled: February 25, 2008Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Howard M. Haynie, Jeffrey C. Hanscom, Jeffrey M. Turner
-
Patent number: 7751400Abstract: A packet that represents unknown traffic for a virtual host is received. A first test is performed to ascertain whether or not a destination connection can be determined for the received packet wherein, if a destination connection can be determined, a second test is performed to ascertain whether or not one or more connection-specific resources required to send the packet to a virtual host memory corresponding to the destination connection are available. If a destination connection for the packet cannot be determined, the packet is passed to a store engine. If the one or more connection-specific resources are not available, the packet is passed to the store engine. The store engine obtains a free packet buffer from a FIFO memory. The store engine moves the packet into the free packet buffer and submits the free packet buffer to the elastic FIFO memory.Type: GrantFiled: February 25, 2008Date of Patent: July 6, 2010Assignee: International Business Machines CoprorationInventors: Howard M. Haynie, Jeffrey C. Hanscom, Jeffrey M. Turner
-
Patent number: 7747902Abstract: A few inexpensive hardware facilities are incorporated in a tightly synchronized cross checked design. These facilities allow initialization software to quickly bring the two processors to the same state by rapid, repeated resets and execution of the initialization software. The resets are done in a way as to be transparent to the rest of the system and to the end user.Type: GrantFiled: March 13, 2008Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: Thomas D. Needham, Bryan K. Tanoue, Jeffrey M. Turner
-
Patent number: 7739557Abstract: An autonomous error recovery approach is provided for a memory device of a computing system. In response to a request for data, addressed data and associated control information of the memory device are tested for error. If error is detected, the contents of an addressed storage compartment of a second memory device are automatically retrieved and provided responsive to the request. As an example, the memory device may be a cache and the second memory device may be main memory for the computing system.Type: GrantFiled: June 15, 2007Date of Patent: June 15, 2010Assignee: International Business Machines CorporationInventors: Sandeep Brahmadathan, Tin-Chee Lo, Jeffrey M. Turner
-
Publication number: 20090238197Abstract: A method for Ethernet virtualization using assisted frame correction. The method comprises receiving at a host adapter data packets from a network, storing the received data packets in host memory, storing the received data packets in a hardware queue located on the host adapter, setting a status indicator reflecting the status of the data packets based on results of the checking, and sending the status indicator to the host memory.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael J. Cadigan, JR., Jeffrey M. Turner, Stephen R. Valley
-
Publication number: 20090240788Abstract: A method of Ethernet virtualization using automatic self-configuration of logic of a data router. The method comprising maintaining control parameters at a master device, accessing, by a slave device, the control parameters at the master devices, and configuring the slave device based on the accessed control parameters.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael J. Cadigan, JR., Howard M. Haynie, Jeffrey M. Turner
-
Publication number: 20090238190Abstract: A method of Ethernet virtualization using network packet alteration. The method comprises receiving network packets from a host destined for transmission over a network, checking whether the network packets have headers, if the packets do not have headers, forming a first portion of the header using firmware, storing the formed packet and header to a first memory; and forming a second portion of the header using programmable logic.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael J. Cadigan, JR., Joel Goldman, Howard M. Haynie, Bruce H. Ratcliff, Jeffrey M. Turner