Patents by Inventor Jeong-Hwan Son
Jeong-Hwan Son has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20010016393Abstract: A semiconductor device fabrication method and resulting device in which a gate insulating film is formed on a semiconductor substrate, a gate electrode is formed on the gate insulating film, a gate cap is formed on the gate electrode, a heavy density impurity region is formed in the substrate and outside the gate electrode, first side walls are formed on sides of the gate electrode, the gate cap and the gate insulating film. The substrate outside the gate insulating film is etched down to a portion having a highest impurity density, and a light doping region surrounding the heavy impurity region is formed in the substrate. The method and resulting device prevents a hot carrier from being injected into a gate oxide film or a side wall, and reduces the generation of a junction current leakage and a short channel.Type: ApplicationFiled: November 10, 1999Publication date: August 23, 2001Inventor: JEONG-HWAN SON
-
Publication number: 20010014500Abstract: The method of fabricating a semiconductor device includes the steps of selectively forming an insulating oxide layer in a semiconductor substrate having a first conductivity type, wherein the semiconductor substrate has first and second regions; forming impurity layers having a second conductivity type in the first and second regions of the semiconductor substrate; forming a first mask layer in the second region of the semiconductor substrate; forming impurity layers having the second conductivity type in the first region of the semiconductor substrate by performing serial ion implantations with different doses of dopants at different acceleration energies; forming a second mask layer in the first region of the semiconductor substrate; and forming impurity layers having the first conductivity type in the second region of the semiconductor substrate by performing serial ion implantations with different doses of dopants at different acceleration energies.Type: ApplicationFiled: March 20, 2001Publication date: August 16, 2001Applicant: Hyundai Electronics IndustriesInventors: Joo-Hyong Lee, Jeong-Hwan Son
-
Publication number: 20010010383Abstract: The present invention provides a semiconductor device that has reduced a short-channel effect by preventing the effective channel length at the sides of a channel of a transistor from decreasing by forming the length of a gate electrode to be different according to the parts. The semiconductor device according to the present invention includes a semiconductor substrate including active regions where a semiconductor device is to be fabricated and isolation regions for electrically isolating the active regions. A gate electrode is formed to go across the active region. A source and a drain are formed in the active region at both sides of the gate electrode, wherein the length of the gate electrode on the upper surface of the sides of the active region is longer than the length of the gate electrode of the center of the active region.Type: ApplicationFiled: January 23, 2001Publication date: August 2, 2001Applicant: Hyundai Electronics Industries Co., Ltd.Inventors: Jeong-Hwan Son, hyeong-Mo Yang
-
Patent number: 6261910Abstract: A trench or a recess is formed in a predetermined part of a semiconductor substrate. Then, on the side of the trench or recess, a gate with a sidewall is formed by respective etching-back processes. Using the gate as a mask, a low concentration region for the LDD structure is formed. Using the gate and sidewall as a mask, a source region and a drain region are formed. Thus, the channel region makes a right angle with the trench or recess, and the channel region is bent. Further, the channel region is made to be formed so as to be longer than the width of the gate. Since the low concentration region for the LDD structure is formed only in the drain region, the source resistance can be decreased, and a gate with a narrow width can be easily formed. Further, even if the channel length is short, the occurrence of the DIBL phenomenon can be suppressed.Type: GrantFiled: November 30, 1998Date of Patent: July 17, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Jae-Gyung Ahn, Jeong-Hwan Son
-
Patent number: 6251760Abstract: A semiconductor device and a wiring therefor and a fabrication method thereof are disclosed, which are capable of providing a good current driving capability without degrading the characteristic of the semiconductor device by overcoming the problems encountered in the known semiconductor device, and a wiring is implemented by using e semiconductor device fabricated in accordance with the present invention.Type: GrantFiled: January 19, 1999Date of Patent: June 26, 2001Assignee: Hyundai Electronics Industries Co. Ltd.Inventor: Jeong-Hwan Son
-
Patent number: 6225682Abstract: A fabrication method for a semiconductor memory device having an isolation structure which includes the steps of forming a pad oxide film on a semiconductor substrate, forming a first nitride film on the pad oxide film, patterning the first nitride film and the pad oxide film, forming an oxynitride film on a portion of the substrate externally exposed by the patterning step, forming side walls of a second nitride film on sides of the first nitride film, removing a portion of the oxynitride film using the side walls as a mask, forming a field oxide film on an exposed portion of the substrate, and removing the remaining pad oxide film, first nitride film, second nitride film, and oxynitride film. The first nitrate film and the pad oxide film may be patterned such that the pad oxide film is undercut to expose more of the substrate and to allow formation of the oxynitride film under the first nitride film. As such, the first nitride film can be used as a mask, rendering unnecessary the formation of side walls.Type: GrantFiled: March 24, 1998Date of Patent: May 1, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jeong-Hwan Son
-
Publication number: 20010000411Abstract: A semiconductor device and a method for fabricating the same are disclosed, in which floating body effect is reduced by applying a bias to a body in an SOI MOSFET. The semiconductor device includes first and second impurity ion implanting layers of a conductivity type formed in a semiconductor substrate having a buried oxide film and surface silicon layers thereon, first and second transistors of a conductivity type respectively formed on the first and second impurity ion implanting layers, having source/drain regions and a gate, trenches formed between the first and second transistors, single crystal silicon layers connected to any one of the source/drain regions of the respective transistors and the first and second impurity ion implanting layers at sides of the trenches, and carrier exhausting electrodes connected to the first and second impurity ion implanting layers at one sides of the respective transistors, for exhausting carrier generated by ionization impact in the respective transistors.Type: ApplicationFiled: December 21, 2000Publication date: April 26, 2001Applicant: Hyundai Electronics Industries Co., Ltd.Inventors: Jeong Mo Hwang, Jeong Hwan Son
-
Patent number: 6218248Abstract: A semiconductor device and a method for fabricating the same are disclosed, in which floating body effect is reduced by applying a bias to a body in an SOI MOSFET. The semiconductor device includes first and second impurity ion implanting layers of a conductivity type formed in a semiconductor substrate having a buried oxide film and surface silicon layers thereon, first and second transistors of a conductivity type respectively formed on the first and second impurity ion implanting layers, having source/drain regions and a gate, trenches formed between the first and second transistors, single crystal silicon layers connected to any one of the source/drain regions of the respective transistors and the first and second impurity ion implanting layers at sides of the trenches, and carrier exhausting electrodes connected to the first and second impurity ion implanting layers at one sides of the respective transistors, for exhausting carrier generated by ionization impact in the respective transistors.Type: GrantFiled: April 2, 1999Date of Patent: April 17, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Jeong Mo Hwang, Jeong Hwan Son
-
Patent number: 6210998Abstract: The semiconductor device includes and the method for fabricating the same forms a damaged region under a gate electrode to improve device performance and simplify the process. The semiconductor device includes a substrate in which a buried insulating layer is formed; device isolating layers buried in first predetermined areas of the substrate to contact with the buried insulating layer; a gate electrode formed over a second predetermined area of the substrate; sidewall spacers formed on both sides of the gate electrode; source and drain regions at both sides of the gate electrode; and the damaged region at boundary of the buried insulating layer under the gate electrode.Type: GrantFiled: November 30, 1999Date of Patent: April 3, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jeong Hwan Son
-
Patent number: 6180473Abstract: A method for manufacturing a semiconductor device improves hot carrier characteristic in a device having a thick gate insulating film without being affected by short channel effect, thereby improving reliability of the device. The method for manufacturing a semiconductor device includes the steps of forming gate electrodes having gate insulating films of different thicknesses on a semiconductor substrate, implanting a low-concentration impurity ion into the semiconductor substrate at both sides of the gate electrodes, implanting a nitrogen ion into a portion, where the low-concentration impurity ion is implanted, in the gate insulating film relatively thicker than the other gate insulating film, forming sidewall spacers at both sides of the gate electrodes, and implanting a high-concentration source/drain impurity ion into the semiconductor substrate.Type: GrantFiled: December 21, 1999Date of Patent: January 30, 2001Assignee: Hyundai Electroncis Industries Co., Ltd.Inventors: Sung Kwon Hong, Jeong Hwan Son, Jae Gyung Ahn, Jeong Mo Hwang
-
Patent number: 6169315Abstract: A metal oxide semiconductor field effect transistor includes source and drain regions formed between a gate. The gate comprises a first conductive layer and a second conductive layer formed on the first conductive layer, and the second conductive layer has curved sidewalls with an insulating layer formed adjacent to the sidewalls. The method of making such a transistor improves the fabrication process, since the deposition thickness is controlled rather than the amount of etching. The transistor has a shortened channel width with reduced overlap capacitance, and the LDD doping compensation phenomenon is removed.Type: GrantFiled: February 18, 1998Date of Patent: January 2, 2001Assignee: Hyundai Electronics Industries Co., Ltd.Inventor: Jeong-Hwan Son
-
Patent number: 6146953Abstract: A fabrication method for a MOSFET device including the steps of forming a first insulating film on a semiconductor substrate wherein an active region and an isolated region are defined, forming a channel ion region by implanting impurity ions into the active region of the semiconductor substrate, forming a first conductive film pattern on a portion of the semiconductor substrate which corresponds to the channel ion region, forming a channel region having lower concentration than the channel ion region by implanting impurity ions in a different type from the ions in the channel ion region into a center portion of the channel ion region through the first conductive film pattern, forming a second conductive film pattern on the first conductive film pattern, forming an impurity region of low concentration in the semiconductor substrate with the first and second conductive film patterns as a mask, forming a sidewall spacer at both sides of the first and second conductive film patterns, and forming an impurity regiType: GrantFiled: September 4, 1998Date of Patent: November 14, 2000Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Kye-Nam Lee, Jeong-Hwan Son
-
Patent number: 6137141Abstract: A metal-oxide-semiconductor (MOS) device in which the nonuniform dopant concentration in the channel region is obtained by means of ion implantation through a polysilicon gate electrode of nonuniform cross section, which is itself obtained by oxidizing the polysilicon using a semirecessed LOCOS process.Type: GrantFiled: April 30, 1998Date of Patent: October 24, 2000Assignee: LG Semicon Co., Ltd.Inventors: Jeong Hwan Son, Ki Jae Huh
-
Patent number: 6110769Abstract: An SOI device and a method for fabricating the same in which floating body effect is reduced and the performance is thus improved are disclosed, the SOI device including a semiconductor substrate; a first buried insualting film formed on the semiconductor substrate; a first conductivity type silicon layer formed on the first buried insulating film; an active region and a first conductivity type semiconductor layer formed to be isolated on predetermined areas of the first conductivity type silicon layer; second buried insulating films formed to be isolated from one another in the first conductivity type silicon layer to connect the first conductivity type semiconductor layer with the active region through the first conductivity type silicon layer; a gate electrode formed on the active region; impurity region formed in the semiconductor substrate at both sides of the gate electrode; and contact pads formed on the first conductivity type silicon layer.Type: GrantFiled: November 23, 1998Date of Patent: August 29, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jeong Hwan Son
-
Patent number: 6103562Abstract: Semiconductor device and method for fabricating the same, is disclosed, which can maintain a threshold voltage constant despite of decreased channel width, the device including a first, and a second conductive type wells in a substrate, a first, and a second gate insulating films on the first, and the second conductive type wells, a first gate electrode on the first gate insulating film, the first gate electrode being doped with a second conductive type except for edges of the first gate electrode in a channel width direction counter doped with a first conductive type, a second gate electrode on the second gate insulating film, the second gate electrode being doped with a first conductive type except for edges of the second gate electrode in a channel width direction counter doped with a second conductive type, and isolating regions formed between the first, and second conductive type wells, the first, and second gate insulating films, and the first, and second gate electrodes.Type: GrantFiled: January 5, 1999Date of Patent: August 15, 2000Assignee: LG Semicon Co., Ltd.Inventors: Jeong Hwan Son, Young Gwan Kim
-
Patent number: 6069056Abstract: A method of forming an isolation region of a semiconductor device, includes the steps of forming a first insulating film on a substrate; defining a plurality of isolation regions on the first insulating film; removing portions of the first insulating film in the isolation regions to expose portions of the substrate; selectively removing the exposed portions of the substrate to form at least one trench; forming a second insulating film in the at least one trench and on portions of the first insulating film; and removing the first insulating film so as to remove the second insulating film formed thereon.Type: GrantFiled: December 29, 1997Date of Patent: May 30, 2000Assignee: LG Semicon Co., Ltd.Inventors: Jeong Hwan Son, Jong Kwan Kim
-
Patent number: 6066534Abstract: A field effect transistor includes a semiconductor substrate; a gate insulating film on the semiconductor substrate; a first impurity region and a second impurity region formed in a surface of the substrate; an lightly doped region in contact with the first impurity region and formed toward the second impurity region in the semiconductor substrate; and an L-shaped gate electrode on the semiconductor substrate extending between the lightly doped region and the second impurity region.Type: GrantFiled: May 5, 1997Date of Patent: May 23, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jeong Hwan Son
-
Patent number: 6064096Abstract: A semiconductor device and fabrication method therefor which improve device operation of a CMOS device. The semiconductor device and fabrication method therefor prevent the deterioration of short channel properties of a PMOS device and improve current driving capability of an NMOS device. The semiconductor device has halo impurity regions formed in either the NMOS region or the PMOS region such that a channel length of the PMOS device. Also, the source and drain regions of the PMOS device are prevented from forming deep source and drain regions, thus, preventing deterioration of the short channel properties for the PMOS device.Type: GrantFiled: September 30, 1998Date of Patent: May 16, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jeong-Hwan Son
-
Patent number: 6063681Abstract: Semiconductor device and method for fabricating the same, is disclosed, in which LDD regions and source/drain regions are provided with a silicide for reducing resistances to prevent short channel, the device including a gate insulating film and a gate electrode formed stacked on a prescribed region of a semiconductor substrate, sidewall spacers formed at both sides of the gate insulating film and the gate electrode, first impurity regions formed in surfaces of the semiconductor substrate under the sidewall spacers, second impurity regions formed in the semiconductor substrate on both sides of the sidewall spacers and the first impurity regions, first silicide films at surfaces of the first impurity regions, and second silicide films at surfaces of the gate electrode and the second impurity regions.Type: GrantFiled: July 20, 1998Date of Patent: May 16, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jeong Hwan Son
-
Patent number: 6023088Abstract: The semiconductor device includes and the method for fabricating the same forms a damaged region under a gate electrode to improve device performance and simplify the process. The semiconductor device includes a substrate in which a buried insulating layer is formed; device isolating layers buried in first predetermined areas of the substrate to contact with the buried insulating layer; a gate electrode formed over a second predetermined area of the substrate; sidewall spacers formed on both sides of the gate electrode; source and drain regions at both sides of the gate electrode; and the damaged region at boundary of the buried insulating layer under the gate electrode.Type: GrantFiled: May 28, 1998Date of Patent: February 8, 2000Assignee: LG Semicon Co., Ltd.Inventor: Jeong Hwan Son