Patents by Inventor Johannes Stecker
Johannes Stecker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20100030934Abstract: A memory system includes a number of integrated circuit chips coupled to a bus. Each of the integrated circuit chips has an input/output node coupled to the bus, the input/output node having a programmable on-die termination resistor. The input/output node of one of the integrated circuit chips is accessed via the bus. The programmable on-die termination resistor of each of the integrated circuit chips is independently set to a termination resistance. The termination resistance is determined by a transaction type and which of the plurality memory devices is being accessed, which information can be transmitted over a separate transmission control bus.Type: ApplicationFiled: August 4, 2008Publication date: February 4, 2010Inventors: Michael Bruennert, Peter Gregorius, Georg Braun, Andreas Gaertner, Hermann Ruckerbauer, George Alexander, Johannes Stecker
-
Publication number: 20090287957Abstract: A memory control unit for controlling a memory module comprising a plurality of memory cells, said memory control unit comprising means for detecting failure of at least one memory cell, means for deactivating said at least one defective memory cell, means for assigning the address of said at least one defective memory cell to at least one replacement memory cell, first tracking means for tracking the remaining replacement memory cells and masking means to hide the address of a defective memory cell to prevent further usage of this address instead of assigning said address to a replacement memory cell.Type: ApplicationFiled: May 16, 2008Publication date: November 19, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler
-
Publication number: 20090267084Abstract: An integrated circuit includes a device stack including: a memory device with a first wireless coupling element, and a semiconductor device with a second wireless coupling element. The first and second wireless coupling elements are arranged face-to-face and are configured to provide a wireless connection between the memory device and the semiconductor device.Type: ApplicationFiled: April 25, 2008Publication date: October 29, 2009Applicant: QIMONDA AGInventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090267678Abstract: An integrated circuit includes: a terminal for outputting data, a driver for providing the data to the terminal, and a switch for selectively connecting/disconnecting the driver to the terminal. The disconnection of the driver reduces the capacitive load on the connection between the terminal and driver, thus reducing limitations on data rate from factors such as data reflections that reduce signal quality. Selective connection/disconnection allows the driver to be reconnected to the terminal only when needed.Type: ApplicationFiled: April 25, 2008Publication date: October 29, 2009Applicant: QIMONDA AGInventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090190432Abstract: A DRAM chip with a data I/O-interface of an access width equal to a page size.Type: ApplicationFiled: January 28, 2008Publication date: July 30, 2009Inventors: Christoph BILGER, Peter GREGORIUS, Michael BRUENNERT, Maurizio SKERJI, Wolfgang WALTHES, Johannes STECKER, Hermann RUCKERBAUER, Dirk SCHEIDELER, Roland BARTH
-
Publication number: 20090175100Abstract: Method and apparatus that relate to a storage device comprising a plurality of memory cells, an interface device configured to connect the storage device to a host system and configured to transmit signals to read and write data from the host system to the memory cells via a first and second data path, and a logic unit. The logic unit is configured to read and write data from the plurality of memory cells via the second data path, and configured to perform logic operations on data stored in the plurality of memory cells. When performing read and write operations, the first data path excludes the logic unit, and the second data path includes the logic unit. Furthermore, the logic unit is communicatively coupled between the interface device and the plurality of memory cells. Additionally, a method for manufacturing the memory device is provided.Type: ApplicationFiled: January 9, 2008Publication date: July 9, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090175115Abstract: Embodiments relates to a memory device, comprising a plurality of memory cells, said memory cells being addressable by a plurality of addresses, an interface for reading and/or writing data from a host system to said memory device, said interface comprising at least an address bus and a clock signal line, said address bus being configured to transmit a first part of an address at the leading edge of said clock signal and a second part of an address at the trailing edge of said clock signal.Type: ApplicationFiled: January 9, 2008Publication date: July 9, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler
-
Publication number: 20090161401Abstract: The multi-die memory comprises a first die and a second die. The first die comprises a first group of memory banks, and the second die comprises a second group of memory banks. The first group of memory banks and the second group of memory banks are coupled to a common memory interface. The common memory interface couples the multi-die memory with an internal connection.Type: ApplicationFiled: December 24, 2007Publication date: June 25, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090158010Abstract: A method of operating an integrated circuit involves supplying an instruction portion of a command to the integrated circuit to specify an operation to be performed by the integrated circuit. At least some types of commands also include an attributes portion that provides additional information about the operation to be performed. The attributes portion of the command is supplied to the integrated circuit with a delay relative to the instruction portion of the command. The integrated circuit selectively enables circuitry for processing the attributes portion if the integrated circuit determines from the received instruction portion that the command also includes an attributes portion. The delay between the two portions of the command provides sufficient time for the integrated circuit to enable the attributes processing circuitry, which, in a default state, can be disabled during an active mode of the integrated circuit to save power.Type: ApplicationFiled: December 13, 2007Publication date: June 18, 2009Applicant: QIMONDA AGInventors: Andreas Gartner, Georg Braun, Maurizio Skerlj, Johannes Stecker
-
Publication number: 20090150710Abstract: A system including a central processing unit, a first memory channel being configured to couple the central processing unit to a first semiconductor memory unit, wherein the first memory channel is configured to be clocked with a first clock frequency, and a second memory channel being configured to couple the central processing unit to a second semiconductor memory unit, wherein the second memory channel is configured or configurable to be clocked with a second clock frequency smaller than the first clock frequency.Type: ApplicationFiled: December 10, 2007Publication date: June 11, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090141843Abstract: The invention provides a method and an apparatus for determining a skew of each data bit of an encoded data word received by a receiver via an interface from a transmitter comprising the steps of performing an error check and correction of the received and sampled encoded data word to calculate an error corrected encoded data word corresponding to the encoded data word transmitted by the transmitter, and correlating a sequence of error corrected encoded data words with the sampled encoded data words to determine a skew of each data bit of said received encoded data words.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Applicant: QIMONDA AGInventors: Michael Bruennert, Chistoph Bilger, Peter Gregorius, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090144583Abstract: The invention provides a memory circuit comprising a plurality of storage cells for storing data and redundant spare storage cells for replacing defective storage cells, and a memory access logic for accessing said storage cells connected to a replacement setting register which is writeable during operation of said memory circuit to store replacement settings.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Applicant: QIMONDA AGInventors: Michael Bruennert, Chistoph Bilger, Peter Gregorius, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Publication number: 20090129189Abstract: A memory device comprising at least a plurality of memory cells and a memory control unit to read and write user data to said memory cells is provided. The memory device comprises further a monitoring unit for retrieving a plurality of data concerning the memory device and a comparing unit. The comparing unit receives an output signal of the monitoring unit and is configured to compare the plurality of retrieved data with a plurality of reference values.Type: ApplicationFiled: November 21, 2007Publication date: May 21, 2009Inventors: Christoph Bilger, Peter Gregorius, Michael Bruennert, Maurizio Skerlj, Wolfgang Walthes, Johannes Stecker, Hermann Ruckerbauer, Dirk Scheideler, Roland Barth
-
Patent number: 7411843Abstract: A semiconductor memory arrangement for operation in a data memory system with at least one semiconductor memory chip for the storage of user data includes a memory controller for control of the at least one semiconductor memory chip, and at least one unidirectional signal line bus for control and address signals connected with the memory controller and branching at least once. The at least once branching bus directly connecting at least one semiconductor memory chip with the memory controller and connecting the semiconductor memory chips among each other.Type: GrantFiled: September 15, 2005Date of Patent: August 12, 2008Assignee: Infineon Technologies AGInventors: Hermann Ruckerbauer, Christian Weiss, Ralf Schledz, Johannes Stecker
-
Patent number: 7397684Abstract: A semiconductor memory array for operation in a data storage system with at least one semiconductor memory chip for the storage of user data and one memory controller for control of the at least one semiconductor memory chip includes at least one unidirectional, serial signal line bus for control and address signals connected with the memory controller, directly connecting at least one semiconductor memory chip with the memory controller and serially connecting with each other the semiconductor memory chips among each other by 1-point-to-1-point connections.Type: GrantFiled: September 15, 2005Date of Patent: July 8, 2008Assignee: Infineon Technologies, AGInventors: Hermann Ruckerbauer, Ralf Schledz, Johannes Stecker, Dominique Savignac, Georg Braun
-
Publication number: 20070058408Abstract: A semiconductor memory array for operation in a data storage system with at least one semiconductor memory chip for the storage of user data and one memory controller for control of the at least one semiconductor memory chip includes at least one unidirectional, serial signal line bus for control and address signals connected with the memory controller, directly connecting at least one semiconductor memory chip with the memory controller and serially connecting with each other the semiconductor memory chips among each other by 1-point-to-1-point connections.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Inventors: Hermann Ruckerbauer, Ralf Schledz, Johannes Stecker, Dominique Savignac, Georg Braun
-
Publication number: 20070058409Abstract: A semiconductor memory arrangement for operation in a data memory system with at least one semiconductor memory chip for the storage of user data includes a memory controller for control of the at least one semiconductor memory chip, and at least one unidirectional signal line bus for control and address signals connected with the memory controller and branching at least once. The at least once branching bus directly connecting at least one semiconductor memory chip with the memory controller and connecting the semiconductor memory chips among each other.Type: ApplicationFiled: September 15, 2005Publication date: March 15, 2007Inventors: Hermann Ruckerbauer, Christian Weiss, Ralf Schledz, Johannes Stecker
-
Patent number: 5870345Abstract: An improved oscillator circuit 400 having a frequency that is substantially independent of temperature. The improved oscillator circuit is particularly well suited for use in an integrated circuit device to produce a clock signal, such as a refresh clock for a dynamic random access memory (DRAM) integrated circuit. The current i.sub.c produced is temperature independent so that the refresh frequency for the DRAM integrated circuit is stable over temperature.Type: GrantFiled: September 4, 1997Date of Patent: February 9, 1999Assignee: Siemens AktiengesellschaftInventor: Johannes Stecker
-
Patent number: 5774014Abstract: An integrated buffer circuit includes a first series circuit connected between a first supply potential and a second supply potential (ground). The first series circuit has a voltage-controlled first constant current source, a first field effect transistor having a gate forming an input of the buffer circuit, a circuit node between the first current source and the first field effect transistor forming an output of the buffer circuit, and a first control input for controlling the first current source with a reference potential having a constant potential difference relative to the first supply potential. A second series circuit is connected between the first supply potential and the second supply potential.Type: GrantFiled: April 4, 1996Date of Patent: June 30, 1998Assignee: Siemens AktiengesellschaftInventors: Johannes Stecker, Klaus Luther, Kurt Hoffmann, Oskar Kowarik
-
Patent number: 5646434Abstract: A semiconductor component includes a semiconductor body having a terminal pad, a semiconductor function element, and an electrically conductive connecting line connecting the terminal pad to the semiconductor function element. A protective element for protecting against electrostatic discharge is connected between the terminal pad and the semiconductor function element. A first supply line for a first supply potential is connected to the semiconductor function element. A second supply line for the first supply potential is connected to the protective element and is electrically conductively connected to the first supply line. A clamp element is connected to the connecting line and to the first supply line, for limiting a voltage applied to the clamp element to a clamp value.Type: GrantFiled: March 4, 1996Date of Patent: July 8, 1997Assignee: Siemens AktiengesellschaftInventors: Ioannis Chrysostomides, Xaver Guggenmos, Wolfgang Nikutta, Werner Reczek, Johann Rieger, Johannes Stecker, Hartmud Terletzki