Patents by Inventor Jyn-Bang Shyu
Jyn-Bang Shyu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9356611Abstract: Systems and methods associated with control of clock signals are disclosed. In one exemplary implementation, there is provided a delay-lock-loop (DLL) and/or a delay/phase detection circuit. Moreover, such circuit may comprise digital phase detection circuitry, digital delay control circuitry, analog phase detection circuitry, and analog delay control circuitry. Implementations may include configurations that prevent transition back to the unlocked state due to jitter or noise.Type: GrantFiled: January 27, 2015Date of Patent: May 31, 2016Assignee: GSI TECHNOLOGY, INC.Inventors: Jyn-Bang Shyu, Yoshinori Sato, Jae Hyeong Kim, Lee-Lean Shu
-
Patent number: 9018992Abstract: Systems and methods associated with control of clock signals are disclosed. In one exemplary implementation, there is provided a delay-lock-loop (DLL) and/or a delay/phase detection circuit. Moreover, such circuit may comprise digital phase detection circuitry, digital delay control circuitry, analog phase detection circuitry, and analog delay control circuitry. Implementations may include configurations that prevent transition back to the unlocked state due to jitter or noise.Type: GrantFiled: January 22, 2014Date of Patent: April 28, 2015Assignee: GSI Technology, Inc.Inventors: Jyn-Bang Shyu, Yoshinori Sato, Jae Hyeong Kim, Lee-Lean Shu
-
Patent number: 8638144Abstract: Systems and methods associated with control of clock signals are disclosed. In one exemplary implementation, there is provided a delay-lock-loop (DLL) and/or a delay/phase detection circuit. Moreover, such circuit may comprise digital phase detection circuitry, digital delay control circuitry, analog phase detection circuitry, and analog delay control circuitry. Implementations may include configurations that prevent transition back to the unlocked state due to jitter or noise.Type: GrantFiled: December 30, 2010Date of Patent: January 28, 2014Assignee: GSI Technology, Inc.Inventors: Jyn-Bang Shyu, Yoshinori Sato, Jae Hyeong Kim, Lee-Lean Shu
-
Patent number: 8575982Abstract: The present disclosure relates to systems and methods of noise reduction and/or power saving. According to one or more illustrative implementations, for example, innovations consistent with delay lines in clock/timing circuits such as Delay-Lock-Loop (DLL) and/or Duty Cycle Correction (DCC) circuits are disclosed.Type: GrantFiled: March 8, 2013Date of Patent: November 5, 2013Assignee: GSI Technology, Inc.Inventors: Jae Hyeong Kim, Jyn-Bang Shyu, Lee-Lean Shu
-
Patent number: 8548098Abstract: A circuit for recovering data from an incoming data stream according to one embodiment includes a capacitor and a substantially constant current source for charging the capacitor. A subcircuit generates a signal causing the capacitor to discharge upon detecting a first type of transition in the incoming data stream, the capacitor re-charging upon being at least partially discharged. A comparator compares a voltage on a node coupled to the capacitor to a reference voltage, the comparator outputting a first signal if the voltage on the node is higher than the reference voltage and outputting a second signal if the voltage on the node is lower than the reference voltage, the first signal being associated with a first logic value, the second signal being associated with a second logic value.Type: GrantFiled: December 15, 2005Date of Patent: October 1, 2013Assignee: Intelleflex CorporationInventors: Jyn-Bang Shyu, Robert Olah, Rohit Mittal
-
Patent number: 8400200Abstract: The present disclosure relates to systems and methods of noise reduction and/or power saving. According to one or more illustrative implementations, for example, innovations consistent with delay lines in clock/timing circuits such as Delay-Lock-Loop (DLL) and/or Duty Cycle Correction (DCC) circuits are disclosed.Type: GrantFiled: July 9, 2011Date of Patent: March 19, 2013Assignee: GSI Technology, Inc.Inventors: Jae Hyeong Kim, Jyn-Bang Shyu, Lee-Lean Shu
-
Patent number: 7683789Abstract: A radio frequency circuit for summing signals from multiple lobes of an antenna includes circuitry for converting RF signals from lobes of an antenna to baseband signals, and circuitry for summing the baseband signals from the lobes of an antenna.Type: GrantFiled: March 4, 2005Date of Patent: March 23, 2010Assignee: Intelleflex CorporationInventors: Roger Green Stewart, Jyn-Bang Shyu
-
Patent number: 7683717Abstract: Fully differential amplifier circuits are described herein that set the common mode voltage as well as reduce the output offset voltage (offset cancellation). A circuit according to one embodiment includes a first section for generating first and second output signals on first and second outputs from first and second input signals, a first negative feedback loop coupled to the first section, and a second negative feedback loop coupled to the first section. A second section controls the first negative feedback loop for adjusting the first output signal towards a common mode voltage level, and for reducing an offset voltage of the first output signal in different loop bandwidths. A third section controls the second negative feedback loop for adjusting the second output signal towards the common mode voltage level, and for reducing an offset voltage of the second output signal in different loop bandwidths.Type: GrantFiled: December 15, 2005Date of Patent: March 23, 2010Assignee: Intelleflex CorporationInventors: Ta-wei Yang, Jyn-Bang Shyu, Robert Olah
-
Patent number: 7611066Abstract: Systems with semiconductor devices that are DC-biased at either their weak inversion (i.e., sub-threshold) region or their strong inversion region. In a preferred embodiment using semiconductor devices (e.g., NMOS, PMOS, etc.), a gate to source voltage (Vgs) is slightly below the threshold voltage (Vtn) of the device. These weakly turned-on semiconductor devices increase the receiving AC sensitivity of an AM-Detector compared to that of a conventional AM-Detector without any DC-biasing. Further, the compensating bias voltage (Vbias) compensates for one or both of the ambient temperature change and the foundry's process variation of the various semiconductor devices.Type: GrantFiled: June 1, 2005Date of Patent: November 3, 2009Assignee: Intelleflex CorporationInventor: Jyn-Bang Shyu
-
Patent number: 7385448Abstract: a circuit for an RFID device in one embodiment includes an operational amplifier having a first input, a second input, and an output where the first input receives an incoming signal, arid the second input is coupled to the output via a feedback loop. An operational amplifier for an RFID device according to another embodiment compares an output of the operational amplifier to an incoming baseband signal, A circuit according to another embodiment includes an operational amplifier having a first input, a second input, and an output, wherein the first input receives an incoming signal, and wherein the second input is coupled to the output via a feedback loop. A comparator having one input is coupled to the output of the operational amplifier, another input receiving the incoming signal, and an output for outputting an outgoing signal. Methods for adjusting a filtering characteristic of an operational amplifier are also disclosed.Type: GrantFiled: May 17, 2006Date of Patent: June 10, 2008Assignee: Intelleflex CorporationInventors: Ta-wei Yang, Larry Farnsley, Jyn-Bang Shyu, Thomas Ching, Robert Olah
-
Publication number: 20080001667Abstract: a circuit for an RFID device in one embodiment includes an operational amplifier having a first input, a second input, and an output where the first input receives an incoming signal, arid the second input is coupled to the output via a feedback loop. An operational amplifier for an RFID device according to another embodiment compares an output of the operational amplifier to an incoming baseband signal, A circuit according to another embodiment includes an operational amplifier having a first input, a second input, and an output, wherein the first input receives an incoming signal, and wherein the second input is coupled to the output via a feedback loop. A comparator having one input is coupled to the output of the operational amplifier, another input receiving the incoming signal, and an output for outputting an outgoing signal. Methods for adjusting a filtering characteristic of an operational amplifier are also disclosed.Type: ApplicationFiled: May 17, 2006Publication date: January 3, 2008Inventors: Ta-wei Yang, Larry Farnsley, Jyn-Bang Shyu, Thomas Ching, Robert Olah
-
Publication number: 20070139116Abstract: Fully differential amplifier circuits are described herein that set the common mode voltage as well as reduce the output offset voltage (offset cancellation). A circuit according to one embodiment includes a first section for generating first and second output signals on first and second outputs from first and second input signals, a first negative feedback loop coupled to the first section, and a second negative feedback loop coupled to the first section. A second section controls the first negative feedback loop for adjusting the first output signal towards a common mode voltage level, and for reducing an offset voltage of the first output signal in different loop bandwidths. A third section controls the second negative feedback loop for adjusting the second output signal towards the common mode voltage level, and for reducing an offset voltage of the second output signal in different loop bandwidths.Type: ApplicationFiled: December 15, 2005Publication date: June 21, 2007Inventors: Ta-wei Yang, Jyn-Bang Shyu, Robert Olah
-
Publication number: 20070141983Abstract: A circuit for recovering data from an incoming data stream according to one embodiment includes a capacitor and a substantially constant current source for charging the capacitor. A subcircuit generates a signal causing the capacitor to discharge upon detecting a first type of transition in the incoming data stream, the capacitor re-charging upon being at least partially discharged. A comparator compares a voltage on a node coupled to the capacitor to a reference voltage, the comparator outputting a first signal if the voltage on the node is higher than the reference voltage and outputting a second signal if the voltage on the node is lower than the reference voltage, the first signal being associated with a first logic value, the second signal being associated with a second logic value.Type: ApplicationFiled: December 15, 2005Publication date: June 21, 2007Inventors: Jyn-Bang Shyu, Robert Olah, Rohit Mittal
-
Publication number: 20070139159Abstract: A circuit according to one embodiment of the present invention includes a first frequency to voltage converter for storing a reference voltage based on a frequency of an incoming signal, and a second frequency to voltage converter for storing a second voltage based on the frequency of the incoming signal, the second voltage being a fraction of the reference voltage. A voltage to frequency converter creates a voltage on a node, the voltage repeatedly varying between about the reference voltage and about the second voltage. From this varying signal, a clock signal can be derived.Type: ApplicationFiled: December 15, 2005Publication date: June 21, 2007Inventors: Rohit Mittal, Robert Olah, Jyn-Bang Shyu
-
Publication number: 20060273171Abstract: Systems with semiconductor devices that are DC-biased at either their weak inversion (i.e., sub-threshold) region or their strong inversion region. In a preferred embodiment using semiconductor devices (e.g., NMOS, PMOS, etc.), a gate to source voltage (Vgs) is slightly below the threshold voltage (Vtn) of the device. These weakly turned-on semiconductor devices increase the receiving AC sensitivity of an AM-Detector compared to that of a conventional AM-Detector without any DC-biasing. Further, the compensating bias voltage (Vbias) compensates for one or both of the ambient temperature change and the foundry's process variation of the various semiconductor devices.Type: ApplicationFiled: June 1, 2005Publication date: December 7, 2006Inventor: Jyn-Bang Shyu
-
Publication number: 20060208898Abstract: A radio frequency (RF) system having omnidirectional functionality, such that the antenna is functional in a generally isotropic manner. The system in one embodiment includes a supporting substrate, a circuit coupled to the substrate, and an antenna coupled to the circuit, the antenna having multiple lobes, wherein responses from the lobes are demodulated and combined at baseband. The circuit can be positioned over a physical area of a portion of the antenna, the antenna acting as a virtual ground plane for the circuit.Type: ApplicationFiled: June 30, 2005Publication date: September 21, 2006Inventors: Rick Swanson, William Bemiss, James Irion, Jyn-Bang Shyu, Roger Stewart
-
Publication number: 20060208958Abstract: A radio frequency (RF) system having omindirectional functionality includes a supporting substrate, a circuit coupled to the substrate, and an antenna coupled to the circuit, the antenna having multiple lobes, wherein responses from the lobes are demodulated and combined at baseband. The circuit is positioned over a physical area of a portion of the antenna, the antenna acting as a virtual ground plane for the circuit.Type: ApplicationFiled: March 4, 2005Publication date: September 21, 2006Inventors: Roger Green Stewart, Jyn-Bang Shyu
-
Patent number: 7020227Abstract: A clock data recovery (CDR) circuit that can be used for recovering data from a high-speed serial transmission using components that operate at a fraction of the data speed. The CDR consists of a phase detector, an averaging circuit and a phase interpolator. The phase detector samples each data bit at its midpoint and at its transitional region and then compares the two samples to determine whether the sampling clock, which is generated by a phase interpolator, is leading or lagging the data stream. The averaging circuit filters out the high frequency jitters in the phase detector output and then passes the filtered signals on to the phase interpolator for phase selection. The phase interpolator uses the filtered signals from the averaging circuit as a guide in the selection of an output clock phase that minimizes the phase difference between the output clock and the incoming data.Type: GrantFiled: May 31, 2002Date of Patent: March 28, 2006Assignee: Acard Technology CorporationInventors: David Y. Wang, Jyn-Bang Shyu, Yu-Chi Cheng
-
Patent number: 6765444Abstract: A method and a lock detector circuit for phase-locked loop for detecting lock between reference signal and a feedback signal in two phases: lock detection phase and lock assertion phase. The detector circuit comprises delay circuits coupled to a first, a second D flip flops, an OR logic gate, and an AND gate. In the lock detection, the lock detector circuit compares the phases of the reference input clock with the feedback clock. If the phases of these clocks are different or not within a window of tolerance, the sample clock outputs of the first and second D flip flops are different. This condition causes the logic gate to issue a reset signal to the divide-by-64 counters. As such, the lock detection signal is low, indicating the PLL is not in lock condition. In the lock assertion phase, if the two phases are the same or within the window of tolerance, the sample clock outputs of the first and second D flip flops are the same or both low at the same time.Type: GrantFiled: November 18, 2002Date of Patent: July 20, 2004Assignee: Neoaxiom CorporationInventors: David Y. Wang, Jyn-Bang Shyu
-
Publication number: 20040095197Abstract: A method and a lock detector circuit for phase-locked loop for detecting lock between reference signal and a feedback signal in two phases: lock detection phase and lock assertion phase. The detector circuit comprises delay circuits coupled to a first, a second D flip flops, an OR logic gate, and an AND gate. In the lock detection, the lock detector circuit compares the phases of the reference input clock with the feedback clock. If the phases of these clocks are different or not within a window of tolerance, the sample clock outputs of the first and second D flip flops are different. This condition causes the logic gate to issue a reset signal to the divide-by-64 counters. As such, the lock detection signal is low, indicating the PLL is not in lock condition. In the lock assertion phase, if the two phases are the same or within the window of tolerance, the sample clock outputs of the first and second D flip flops are the same or both low at the same time.Type: ApplicationFiled: November 18, 2002Publication date: May 20, 2004Inventors: David Y. Wang, Jyn-Bang Shyu