Patents by Inventor Keith R. Williams
Keith R. Williams has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090109781Abstract: An integrated circuit and a design structure are disclosed. An integrated circuit may comprise: a data retaining device; a charge storing device coupled to the data retaining device such that a use of the data retaining device triggers a charging of the charge storing device by a charge source; and means for measuring a potential of the charge storing device, the measuring means being communicatively coupled to a calculating mean which determines a relative amount of usage of the data retaining device based on the measured potential.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20090107135Abstract: A method of operating a vehicle with a hydrostatic circuit. The method includes providing a hydrostatic circuit having first and second hydraulic kits that are fluidly connected to one another by first and second fluid lines. A by-pass valve is placed between the first and second hydraulic lines and is controlled in order to actuate the by-pass valve when certain predetermined conditions are present in order to relieve pressure within the hydrostatic circuit.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: SAUER-DANFOSS INC.Inventor: Keith R. Williams
-
Publication number: 20090109741Abstract: An integrated circuit and a design structure are disclosed. An integrated circuit may comprise: a data retaining device; a partially depleted silicon-on-insulator (PD SOI) device electrically coupled to the data retaining device; and a measurement device coupled to the PD SOI device for measuring a state of the PD SOI device indicating a body voltage thereof, the measuring device being communicatively coupled to a calculating means which determines a history state of a data in the data retaining device based on the measured state of the PD SOI device.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7489163Abstract: A field programmable gate array (FPGA) device including a non-non-programming-based default power-on electronic configuration. The non-non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving precious processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronized set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: GrantFiled: October 10, 2007Date of Patent: February 10, 2009Assignee: International Business Machines CorporationInventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Jack R. Smith, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7460422Abstract: A system for determining a history state of data in a data retaining device are disclosed. A state of a partially-depleted silicon-on-insulator (PD SOI) device coupled to a data retaining device is measured to indicate a body voltage of the PD SOI device. The body voltage of the PD SOI device may indicate, among others, how long the PD SOI device has been idling, which indirectly indicates how long data in the data retaining device has not been accessed. As such, the current invention may be used efficiently with, e.g., a cache replacement algorithm in a management of the data retaining device.Type: GrantFiled: April 12, 2006Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvis, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080285338Abstract: A system, method and program product for determining a history state of data in a data retaining device are disclosed. A state of a partially-depleted silicon-on-insulator (PD SOI) device coupled to a data retaining device is measured to indicate a body voltage of the PD SOI device. The body voltage of the PD SOI device may indicate, among others, how long the PD SOI device has been idling, which indirectly indicates how long data in the data retaining device has not been accessed. As such, the current invention may be used efficiently with, e.g., a cache replacement algorithm in a management of the data retaining device.Type: ApplicationFiled: July 28, 2008Publication date: November 20, 2008Inventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080256503Abstract: A method and system for modulating logic clock oscillator frequency based on voltage supply. The system comprises a logic unit having a logic operation and a device to produce self-adjusting clocks to match the logic operation. The device is configured to use supply voltage as an independent variable to optimize device parameters for voltage variations. The invention is also directed to a design structure on which a circuit resides.Type: ApplicationFiled: October 22, 2007Publication date: October 16, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kenneth J. GOODNOW, Clarence R. Ogilvie, Christopher B. Reynolds, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080189567Abstract: A system and method of predicting power events in intermittent power environments and dispatching computational operations of an integrated circuit accordingly. A power management prediction system includes a controller executing a prediction algorithm, an arrangement of computation circuitry, a non-volatile storage device containing a power requirements log and a power history log, a clock generator, an intermittent power source, and a power monitor circuit.Type: ApplicationFiled: October 18, 2006Publication date: August 7, 2008Inventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7397718Abstract: A system, method and program product for determining a relative amount of usage of a data retaining device are disclosed. A charge storing device is coupled to a data retaining device in a manner that a use of the data retaining device triggers a charging of the charge storing device. In a period that the data retaining device idles, charges in the charge storing device decay due to natural means. As such, a potential of the charge storing device may be used to indicate an amount of usage of the data retaining device. A comparison of the potentials of two charge storing devices coupled one-to-one to two data retaining devices may be used as a basis to determine a relative amount of usage of each of the two data retaining devices comparing to the other.Type: GrantFiled: April 13, 2006Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080151672Abstract: A system, method and program product for determining a relative amount of usage of a data retaining device are disclosed. A charge storing device is coupled to a data retaining device in a manner that a use of the data retaining device triggers a charging of the charge storing device. In a period that the data retaining device idles, charges in the charge storing device decay due to natural means. As such, a potential of the charge storing device may be used to indicate an amount of usage of the data retaining device. A comparison of the potentials of two charge storing devices coupled one-to-one to two data retaining devices may be used as a basis to determine a relative amount of usage of each of the two data retaining devices comparing to the other.Type: ApplicationFiled: March 11, 2008Publication date: June 26, 2008Inventors: Kerry Bernstein, Kenneth J. Goodnow, Clarence R. Ogilvie, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080139363Abstract: A method of operating a transmission of a vehicle. The method includes determining an open loop ratio percentage from an engine RPM input signal and a brake input signal using a first algorithm. Determining a closed loop ratio percentage from the engine RPM input signal, a vehicle RPM input signal and a throttle input signal using a second algorithm. Summing the open loop percentage and closed loop ratio percentage to calculate a ratio command percentage that is used to sum with a swashplate input to actuate a swashplate positioner and operate the transmission.Type: ApplicationFiled: December 8, 2006Publication date: June 12, 2008Applicant: SAUER-DANFOSS INC.Inventor: Keith R. WILLIAMS
-
Publication number: 20080068100Abstract: A method and system for modulating logic clock oscillator frequency based on voltage supply. The system comprises a logic unit having a logic operation and a device to produce self-adjusting clocks to match the logic operation. The device is configured to use supply voltage as an independent variable to optimize device parameters for voltage variations.Type: ApplicationFiled: September 12, 2006Publication date: March 20, 2008Inventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Sebastian T. Ventrone, Keith R. Williams
-
Publication number: 20080067742Abstract: A board game played by multiple players to simulate experiences and satisfaction from graduating through all levels of an education system from elementary school to high school through college and university to obtain diplomas, undergraduate degrees, masters degrees and doctorates. The players roll dice having color coded side faces and symbols on certain side faces to simulate the experiences encountered in successfully obtaining credits to graduate from one educational level to another. Question and answer game cards are provided with degrees of difficulty corresponding to the educational levels to provide an additional control of players earning credits to graduate from one educational level to the next higher educational level.Type: ApplicationFiled: September 19, 2006Publication date: March 20, 2008Inventor: Keith R. Williams
-
Patent number: 7304493Abstract: A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: GrantFiled: March 9, 2006Date of Patent: December 4, 2007Assignee: International Business Machines CorporationInventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Jack R. Smith, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7282949Abstract: A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.Type: GrantFiled: September 30, 2005Date of Patent: October 16, 2007Assignee: International Business Machines CorporationInventors: Kenneth J. Goodnow, Clarence R. Ogilvie, Christopher B. Reynolds, Jack R. Smith, Sebastian T. Ventrone, Keith R. Williams
-
Patent number: 7127560Abstract: A power saving cache and a method of operating a power saving cache. The power saving cache includes circuitry to dynamically reduce the logical size of the cache in order to save power. Preferably, a method is used to determine optimal cache size for balancing power and performance, using a variety of combinable hardware and software techniques. Also, in a preferred embodiment, steps are used for maintaining coherency during cache resizing, including the handling of modified (“dirty”) data in the cache, and steps are provided for partitioning a cache in one of several way to provide an appropriate configuration and granularity when resizing.Type: GrantFiled: October 14, 2003Date of Patent: October 24, 2006Assignee: International Business Machines CorporationInventors: Erwin B. Cohen, Thomas E. Cook, Ian R. Govett, Paul D. Kartschoke, Stephen V. Kosonocky, Peter A. Sandon, Keith R. Williams
-
Patent number: 7064632Abstract: A microwave circuit comprises a printed circuit board (PCB) on which is fabricated a circuit including passive components such as filters (40) formed by printed conductive patterns. In order to enhance the performance of the circuit, selected components such as filters are made with a greater precision on substrate material (41), such as alumina, having a higher dielectric constant than that of the printed circuit board material. The finished component is mounted on the printed circuit board and the conductive pattern is connected by wire bonds (48, 50) to microstrip tracks (51) of the printed circuit board.Type: GrantFiled: November 12, 2004Date of Patent: June 20, 2006Assignee: Koninklijke Philips Electronics N.V.Inventors: Christopher M. Buck, Keith R. Williams
-
Patent number: 6833775Abstract: A microwave circuit comprises a printed circuit board (PCB) on which is fabricated a circuit including passive components such as filters (40) formed by printed conductive patterns. In order to enhance the performance of the circuit, selected components such as filters are made with a greater precision on substrate material (41), such as alumina, having a higher dielectric constant than that of the printed circuit board material. The finished component is mounted on the printed circuit board and the conductive pattern is connected by wire bonds (48, 50) to microstrip tracks (51) of the printed circuit board.Type: GrantFiled: April 2, 2002Date of Patent: December 21, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Christopher M. Buck, Keith R. Williams
-
Publication number: 20020180567Abstract: A microwave circuit comprises a printed circuit board (PCB) on which is fabricated a circuit including passive components such as filters (40) formed by printed conductive patterns. In order to enhance the performance of the circuit, selected components such as filters are made with a greater precision on substrate material (41), such as alumina, having a higher dielectric constant than that of the printed circuit board material. The finished component is mounted on the printed circuit board and the conductive pattern is connected by wire bonds (48, 50) to microstrip tracks (51) of the printed circuit board.Type: ApplicationFiled: April 2, 2002Publication date: December 5, 2002Applicant: Koninklijke Philips Electronics N.V.Inventors: Christopher M. Buck, Keith R. Williams
-
Patent number: 6253299Abstract: A structure and method for processing data comprises a processing unit having a base cache, base registers having a base width and being operatively connected to the processing unit, and virtual cache registers having a virtual width and being located in the base cache and operatively connected to the processing unit, wherein a base processing precision of the processing system is determined by the base width of the base registers and a selectable enhanced processing precision is determined by the virtual width of the virtual cache registers, wherein the base registers store base instructions and data and the virtual cache registers store enhanced data, the virtual width being greater than the base width, and wherein the base cache includes tags identifying a portion of the base cache as the virtual registers, the virtual cache registers being accessible by the processing unit only for execution of enhanced instructions for providing the enhanced processing precision.Type: GrantFiled: January 4, 1999Date of Patent: June 26, 2001Assignee: International Business Machines CorporationInventors: Jack R. Smith, Sebastian T. Ventrone, Keith R. Williams