Patents by Inventor Kevin Kilzer
Kevin Kilzer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11101812Abstract: Various embodiments relate to analog-to-digital converter (ADC) controllers. An ADC controller may include a number of contexts configured for coupling to an ADC, wherein each context having at least one register for storing at least one configurable parameter. The ADC controller may also include a sequencer operatively coupled to the number of contexts and configured to perform a programmed conversion sequence based on one or more configurable parameters of one or more contexts of the number of contexts. Methods of performing an analog-to-digital (A/D) conversion sequence, and methods of configuring a number of contexts for an analog-to-digital converter (ADC) controller, are also disclosed.Type: GrantFiled: December 31, 2019Date of Patent: August 24, 2021Assignee: Microchip Technology IncorporatedInventors: Ashish Senapati, Kevin Kilzer, Prashanth Pulipaka
-
Patent number: 10649487Abstract: A system for testing a clock monitor includes a fault injection circuit, a control circuit, and a clock monitor circuit to evaluate a clock source signal from a clock source. The fault injection circuit is to modify or replace the clock source signal from the clock source to yield a modified clock signal, and send the modified clock signal to the clock monitor circuit. The clock monitor circuit is to receive an input clock signal, determine whether the input clock signal indicates a faulty clock source, and issue a clock corrective action if the input clock signal indicates a faulty clock source. The control circuit is to monitor for the clock corrective action, and determine, based on whether the clock corrective action is issued, whether the clock monitor circuit is operating correctly.Type: GrantFiled: September 27, 2018Date of Patent: May 12, 2020Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Kilzer, Aditya Nukala
-
Publication number: 20200136635Abstract: Various embodiments relate to analog-to-digital converter (ADC) controllers. An ADC controller may include a number of contexts configured for coupling to an ADC, wherein each context having at least one register for storing at least one configurable parameter. The ADC controller may also include a sequencer operatively coupled to the number of contexts and configured to perform a programmed conversion sequence based on one or more configurable parameters of one or more contexts of the number of contexts. Methods of performing an analog-to-digital (A/D) conversion sequence, and methods of configuring a number of contexts for an analog-to-digital converter (ADC) controller, are also disclosed.Type: ApplicationFiled: December 31, 2019Publication date: April 30, 2020Inventors: Ashish Senapati, Kevin Kilzer, Prashanth Pulipaka
-
Patent number: 10536156Abstract: Various embodiments relate to analog-to-digital converter (ADC) controllers. An ADC controller may include a number of input channels and an ADC selectively coupled to each input channel of the number of input channels. The ADC controller may further include a number of contexts operatively coupled to the ADC, wherein each context of the number of contexts is associated with an input channel of the number of input channels. Further, each context may include at least one register for storing at least one configurable parameter. The ADC controller may also include a sequencer operatively coupled to the number of context and configured to perform a programmed conversion sequence on one or more input channels of the number of input channels based on one or more configurable parameters of one or more contexts of the number of contexts.Type: GrantFiled: October 16, 2018Date of Patent: January 14, 2020Assignee: Microchip Technology IncorporatedInventors: Ashish Senapati, Kevin Kilzer, Prashanth Pulipaka
-
Publication number: 20200012313Abstract: A system for testing a clock monitor includes a fault injection circuit, a control circuit, and a clock monitor circuit to evaluate a clock source signal from a clock source. The fault injection circuit is to modify or replace the clock source signal from the clock source to yield a modified clock signal, and send the modified clock signal to the clock monitor circuit. The clock monitor circuit is to receive an input clock signal, determine whether the input clock signal indicates a faulty clock source, and issue a clock corrective action if the input clock signal indicates a faulty clock source. The control circuit is to monitor for the clock corrective action, and determine, based on whether the clock corrective action is issued, whether the clock monitor circuit is operating correctly.Type: ApplicationFiled: September 27, 2018Publication date: January 9, 2020Applicant: Microchip Technology IncorporatedInventors: Kevin Kilzer, Aditya Nukala
-
Patent number: 10503686Abstract: A serial peripheral interface (SPI) module, comprising a transceiver, the transceiver including a clock line, a data line and at least one slave select line. The SPI also comprises an interface circuit configured to operate in an automatic slave select mode, wherein the interface circuit is configured to automatically assert the slave select line at least one clock before a first clock edge is generated.Type: GrantFiled: December 8, 2016Date of Patent: December 10, 2019Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Kilzer, Shyamsunder Ramanathan, Sai Karthik Rajaraman, Justin Milks
-
Patent number: 10114776Abstract: A programmable system arbiter for granting access to a system bus among a plurality of arbiter clients and a central processing unit is disclosed. The programmable system arbiter may include one or more interrupt priority registers, each of the one or more interrupt priority registers associated with an interrupt type; and system arbitration logic operable to arbitrate access to the system bus among the plurality of arbiter clients and the CPU based at least on an analysis of a programmed priority order, the programmed priority order comprising a priority order for each of the plurality of arbiter clients, each of a plurality of operating modes of the central processing unit, and each of the one or more interrupt types.Type: GrantFiled: April 27, 2017Date of Patent: October 30, 2018Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Sean Steedman, Kevin Kilzer, Ashish Senapati, Justin Milks, Prashanth Pulipaka
-
Patent number: 10067892Abstract: A microcontroller has a CPU with at least one interrupt input coupled with an interrupt controller, a plurality of peripherals, and a mode register comprising at least one bit controlling an operating mode of the microcontroller. The microcontroller is configured to operate in a first operating mode wherein upon assertion of an interrupt by a peripheral of the microcontroller, the interrupt controller forwards an interrupt signal to the CPU and the peripheral sets an associated interrupt flag, wherein the interrupt causes the CPU to branch to a predefined interrupt address associated with the interrupt input. In a second operating mode, upon assertion of an interrupt by a peripheral of the microcontroller, the interrupt controller forwards an interrupt signal to the CPU and the CPU receives additional interrupt information from the peripheral that generated the interrupt, wherein the additional interrupt information is used to generate a vector address.Type: GrantFiled: March 3, 2016Date of Patent: September 4, 2018Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Keith Curtis, Ashish Senapati, Anthony Garcia, Vijay Sarvepalli, Prashanth Pulipaka, Kevin Kilzer, David Forst, Rob Kennedy, Primo Castro, Aaron Barton
-
Patent number: 10048089Abstract: A system may have a digital period divider generating an output signal that is proportional to an angle defined by a rotational input signal and an interval measurement unit determining an interval time of an interval defined by succeeding pulses of the input output signal. In an enhancement, the system may also have a missing pulse detector which is operable to compare a current interval with a parameter to determine whether a pulse is missing in the input signal.Type: GrantFiled: January 29, 2015Date of Patent: August 14, 2018Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Joseph Julicher, Kevin Kilzer, Cobus Van Eeden
-
Publication number: 20180121380Abstract: A programmable system arbiter for granting access to a system bus among a plurality of arbiter clients and a central processing unit is disclosed. The programmable system arbiter may include one or more interrupt priority registers, each of the one or more interrupt priority registers associated with an interrupt type; and system arbitration logic operable to arbitrate access to the system bus among the plurality of arbiter clients and the CPU based at least on an analysis of a programmed priority order, the programmed priority order comprising a priority order for each of the plurality of arbiter clients, each of a plurality of operating modes of the central processing unit, and each of the one or more interrupt types.Type: ApplicationFiled: April 27, 2017Publication date: May 3, 2018Applicant: Microchip Technology IncorporatedInventors: Sean Steedman, Kevin Kilzer, Ashish Senapati, Justin Milks, Prashanth Pulipaka
-
Patent number: 9946482Abstract: A method for expanding a data memory for a microprocessor architecture which uses a bank select accessing scheme for accessing data memory which is divided into a plurality of memory banks. A bank select register is configured to select a memory bank and the microprocessor architecture has an instruction set with a dedicated instruction for selecting a memory bank. An opcode of the dedicated bank select instruction provides for a maximum of n bits payload thereby providing for an address value which is configured to select a maximum of 2n memory banks. The method has the steps of: using an opcode of a test instruction that provides for m bits of payload for a new bank select instruction, wherein m>n; and using an opcode of the dedicated bank select instruction for a new test instruction.Type: GrantFiled: July 13, 2016Date of Patent: April 17, 2018Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Kilzer, Joseph Julicher, Jacobus Albertus Van Eeden
-
Publication number: 20170168981Abstract: A serial peripheral interface (SPI) module includes a transceiver including a clock line, a data line and at least one slave select line. The module also includes an interface circuit configured to monitor the slave select line and assert a fault based upon an incorrect de-assertion of the slave select line.Type: ApplicationFiled: December 8, 2016Publication date: June 15, 2017Applicant: Microchip Technology IncorporatedInventors: Kevin Kilzer, Shyamsunder Ramanathan, Sai Karthik Rajaraman, Justin Milks
-
Publication number: 20170168980Abstract: A serial peripheral interface (SPI) module, comprising a transceiver, the transceiver including a clock line, a data line and at least one slave select line. The SPI also comprises an interface circuit configured to operate in an automatic slave select mode, wherein the interface circuit is configured to automatically assert the slave select line at least one clock before a first clock edge is generated.Type: ApplicationFiled: December 8, 2016Publication date: June 15, 2017Applicant: Microchip Technology IncorporatedInventors: Kevin Kilzer, Shyamsunder Ramanathan, Sai Karthik Rajaraman, Justin Milks
-
Patent number: 9590649Abstract: A micro-coded sequencer controls complex conversion sequences independent of a central processing unit (CPU). Micro-coding provides for easily adding new process steps and/or updating existing process steps. Such a programmable sequencer in combination with an analog-to-digital conversion module such as an analog-to-digital converter (ADC) or a charge time measurement unit (CTMU), and digital processing circuits may be configured to work independently of the CPU in combination with the micro-coded sequencer. Thereby providing self-sufficient operation in low power modes when the CPU and other high power modules are in a low power sleep mode. Such a peripheral can execute data collection and processing thereof, then wake the CPU only when needed, thereby saving power. Furthermore, this peripheral does not require CPU processing so that time critical applications that do require control by the CPU can operate more efficiently and with less operating overhead burden.Type: GrantFiled: October 15, 2015Date of Patent: March 7, 2017Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: James E. Bartling, Igor Wojewoda, Kevin Kilzer
-
Publication number: 20170017584Abstract: A synchronous serial peripheral device has a transmission unit coupled with a data output line and a clock unit coupled with a clock line. The serial peripheral device transmits a minimum of a single transmission, wherein in a first operating mode the transmission unit and the clock unit are configurable to perform a data transmission with a data length that can be defined to be between one (1) and eight (8) bit.Type: ApplicationFiled: July 13, 2016Publication date: January 19, 2017Applicant: Microchip Technology IncorporatedInventors: Kevin Kilzer, Shyamsunder Ramanathan, Sai Karthik Rajaraman, Justin Milks
-
Publication number: 20170017431Abstract: A method for expanding a data memory for a microprocessor architecture which uses a bank select accessing scheme for accessing data memory which is divided into a plurality of memory banks. A bank select register is configured to select a memory bank and the microprocessor architecture has an instruction set with a dedicated instruction for selecting a memory bank. An opcode of the dedicated bank select instruction provides for a maximum of n bits payload thereby providing for an address value which is configured to select a maximum of 2n memory banks. The method has the steps of: using an opcode of a test instruction that provides for m bits of payload for a new bank select instruction, wherein m>n; and using an opcode of the dedicated bank select instruction for a new test instruction.Type: ApplicationFiled: July 13, 2016Publication date: January 19, 2017Applicant: Microchip Technology IncorporatedInventors: Kevin Kilzer, Joseph Julicher, Jacobus Albertus Van Eeden
-
Publication number: 20160259741Abstract: A microcontroller has a CPU with at least one interrupt input coupled with an interrupt controller, a plurality of peripherals, and a mode register comprising at least one bit controlling an operating mode of the microcontroller. The microcontroller is configured to operate in a first operating mode wherein upon assertion of an interrupt by a peripheral of the microcontroller, the interrupt controller forwards an interrupt signal to the CPU and the peripheral sets an associated interrupt flag, wherein the interrupt causes the CPU to branch to a predefined interrupt address associated with the interrupt input. In a second operating mode, upon assertion of an interrupt by a peripheral of the microcontroller, the interrupt controller forwards an interrupt signal to the CPU and the CPU receives additional interrupt information from the peripheral that generated the interrupt, wherein the additional interrupt information is used to generate a vector address.Type: ApplicationFiled: March 3, 2016Publication date: September 8, 2016Applicant: Microchip Technology IncorporatedInventors: Keith Curtis, Ashish Senapati, Anthony Garcia, Vijay Sarvepalli, Prashanth Pulipaka, Kevin Kilzer, David Forst, Rob Kennedy, Primo Castro, Aaron Barton
-
Patent number: 9377507Abstract: A processor device with debug capabilities has a central processing unit, debug circuitry including a trace module and an external interface, wherein the trace module generates a trace stream including information about executed instructions, wherein the trace stream is output through the external interface, and wherein the trace module is further operable to detect a trigger signal and upon detection to insert a trace packet into the generated trace stream.Type: GrantFiled: May 6, 2013Date of Patent: June 28, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Kilzer, Justin Milks, Sundar Balasubramanian, Thomas Edward Perme, Kushala Javagal
-
Patent number: 9336122Abstract: A processor device with debug capabilities has a central processing unit, an interrupt controller, a status unit operable to be set into a first mode indicating an interrupt has occurred or in a second mode indicating normal execution of code, and a debug unit coupled with said status unit and comprising a configurable breakpoint, wherein a condition can be set that a breakpoint is only activated if the device is operating in an interrupt service routine.Type: GrantFiled: May 7, 2013Date of Patent: May 10, 2016Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Kevin Kilzer, Justin Milks, Sundar Balasubramanian, Thomas Edward Perme, Kushala Javagal
-
Publication number: 20160112060Abstract: A micro-coded sequencer controls complex conversion sequences independent of a central processing unit (CPU). Micro-coding provides for easily adding new process steps and/or updating existing process steps. Such a programmable sequencer in combination with an analog-to-digital conversion module such as an analog-to-digital converter (ADC) or a charge time measurement unit (CTMU), and digital processing circuits may be configured to work independently of the CPU in combination with the micro-coded sequencer. Thereby providing self-sufficient operation in low power modes when the CPU and other high power modules are in a low power sleep mode. Such a peripheral can execute data collection and processing thereof, then wake the CPU only when needed, thereby saving power. Furthermore, this peripheral does not require CPU processing so that time critical applications that do require control by the CPU can operate more efficiently and with less operating overhead burden.Type: ApplicationFiled: October 15, 2015Publication date: April 21, 2016Applicant: MICROCHIP TECHNOLOGY INCORPORATEDInventors: James E. Bartling, Igor Wojewoda, Kevin Kilzer