Patents by Inventor Liang-Wei Huang
Liang-Wei Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11336489Abstract: A decision feedback equalizer includes: a feedforward equalizer, a feedback equalizer, a slicer and a decision adjustment unit. The feedforward equalizer is arranged to generate a feedforward output signal based on an input signal. The feedback equalizer is coupled to the feedforward equalizer and arranged to generate a feedback output signal according to a decision output signal. The slicer is coupled to the feedforward equalizer and the feedback equalizer, and is controllable by a decision adjustment parameter, wherein the slicer is arranged to perform a slicer decision on a sum of the feedforward output signal and the feedback output signal, thereby generating the decision output signal. The decision adjustment unit is coupled to the slicer, and is arranged to adjust the decision adjustment parameter according to a sleep state of a communication device in which the decision feedback equalizer is disposed.Type: GrantFiled: March 11, 2021Date of Patent: May 17, 2022Assignee: Realtek Semiconductor Corp.Inventors: Hsin-Yu Lue, Liang-Wei Huang
-
Patent number: 11309928Abstract: A receiver includes an equalizer circuit, a radio frequency interference cancellation circuitry, and a channel estimation circuitry. The equalizer circuit is configured to process a first data signal according to a control signal, in order to generate a second data signal. The radio frequency interference cancellation circuitry is configured to detect a radio frequency interference signal according to the second data signal to generate radio frequency interference information, and to output a correction signal according to the radio frequency interference information, in order to correct the second data signal. The channel estimation circuitry configured to analyze a plurality of sets of signal components in the second data signal, and to utilize a power ratio of one of the plurality of sets of signal components to generate the control signal.Type: GrantFiled: February 23, 2021Date of Patent: April 19, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yang-Bang Li, Liang-Wei Huang
-
Patent number: 11290306Abstract: A signal processing device includes a decision feedback equalizer and a coefficient adjusting circuit. The decision feedback equalizer includes a first equalizer configured to perform filtering on a first signal according to a set of first coefficients to generate a first filtered signal. The set of first coefficients includes multiple first coefficients. The coefficient adjusting circuit is configured to adaptively adjust one or more of the first coefficients according to an error signal. A limit operation of the first coefficients is selectively performed. When the limit operation of the first coefficients is performed, at least one of the first coefficients is set to a first predetermined value to generate a set of limited first coefficients.Type: GrantFiled: September 15, 2020Date of Patent: March 29, 2022Assignee: Realtek Semiconductor Corp.Inventors: Chi-Hsi Su, Liang-Wei Huang
-
Publication number: 20220094377Abstract: A transmission circuit includes a data input pin, a serial-to-parallel converter, an interface decoder, a parallel-to-serial converter, and a processor circuit. The serial-to-parallel converter is electrically coupled to the data input pin. The serial-to-parallel converter converts a plurality of data signals received by the first data input pin into a set of parallel data signals. The interface decoder is electrically coupled to the serial-to-parallel converter. The interface decoder decodes the set of parallel data signals to generate a set of decoded data signals for parallel transmission. The parallel-to-serial converter is electrically coupled to the interface decoder. The parallel-to-serial converter converts the set of decoded data signals into a plurality of input data signals for serial transmission. The processor circuit is electrically coupled to the parallel-to-serial converter. The processor circuit receives and processes the plurality of input data signals.Type: ApplicationFiled: September 23, 2021Publication date: March 24, 2022Applicant: Realtek Semiconductor Corp.Inventors: Yan-Guei Chen, Liang-Wei Huang
-
Patent number: 11283653Abstract: A decision feedback equalizer for generating an output signal according to an input signal includes: a feedforward equalizer, a feedback equalizer and a weight coefficient control unit. The feedforward equalizer includes a plurality of tapped delay lines and is controlled by a set of first weight coefficients. The feedback equalizer includes a plurality of tapped delay line and is controlled by a set of second weight coefficients. The weight coefficient control unit is employed to selectively adjust at least one of the set of first weight coefficients and determine a set of first boundary values for at least one of the set of second weight coefficients. When the at least one of the set of second weight coefficients does not exceed the set of first boundary values, the weight coefficient control unit increments the at least one of the set of first weight coefficients.Type: GrantFiled: December 2, 2020Date of Patent: March 22, 2022Assignee: Realtek Semiconductor Corp.Inventors: Tsung-Chen Wu, Liang-Wei Huang
-
Patent number: 11245411Abstract: The present invention provides a receiver including an ADC, an echo-cancellation circuit and a control circuit. In the operations of the receiver, the ADC uses a clock signal to perform an analog-to-digital converting operation on an analog input signal to generate digital input signal, the echo-cancellation circuit refers to a plurality of tap coefficients to perform an echo-cancellation operation on the digital input signal to generate an output signal, and the control circuit is configured to control a phase of the clock signal inputted into the ADC. In addition, when the phase of the clock signal is adjusted, the control circuit calculates a plurality of updated tap coefficients according to the plurality of tap coefficients used by the echo-cancellation circuit in a previous time, for use of the echo-cancellation circuit.Type: GrantFiled: August 27, 2020Date of Patent: February 8, 2022Assignee: Realtek Semiconductor Corp.Inventors: Hsuan-Ting Ho, Chi-Shun Weng, Liang-Wei Huang
-
Patent number: 11239900Abstract: Disclosed is an interference canceller capable of generating a cancellation signal for reducing cross port alien near-end (XPAN) crosstalk of a reception signal received by a receiver of a network device.Type: GrantFiled: December 14, 2020Date of Patent: February 1, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Liang-Wei Huang, Chin-Chi Yang
-
Publication number: 20220029863Abstract: A decision feedback equalizer for generating an output signal according to an input signal includes: a feedforward equalizer, a feedback equalizer and a weight coefficient control unit. The feedforward equalizer includes a plurality of tapped delay lines and is controlled by a set of first weight coefficients. The feedback equalizer includes a plurality of tapped delay line and is controlled by a set of second weight coefficients. The weight coefficient control unit is employed to selectively adjust at least one of the set of first weight coefficients and determine a set of first boundary values for at least one of the set of second weight coefficients. When the at least one of the set of second weight coefficients does not exceed the set of first boundary values, the weight coefficient control unit increments the at least one of the set of first weight coefficients.Type: ApplicationFiled: December 2, 2020Publication date: January 27, 2022Inventors: Tsung-Chen Wu, Liang-Wei Huang
-
Publication number: 20220003804Abstract: A signal processing method is provided. The signal processing method is used in a Gigabit Ethernet system including a device under test (DUT) and a link partner (LP), and includes the following steps. Firstly, an interference detector is configured to detect whether the Gigabit Ethernet system is interfered by other signal sources. Next, a physical layer (PHY) of the DUT or a PHY of the LP is used to, in response to the Gigabit Ethernet system being interfered by the other signal sources, set a request signal indicating whether or not the physical layer enters a low power idle (LPI) mode as FALSE. Which PHY of the DUT and the LP is used to set the request signal indicating whether or not the PHY enters the LPI mode as FALSE depends upon which one of the DUT and the LP is provided with the interference detector.Type: ApplicationFiled: June 30, 2021Publication date: January 6, 2022Inventors: CHIA-MIN LI, LIANG-WEI HUANG
-
Publication number: 20210392026Abstract: A signal processing method in a digital-domain includes: adding a random number sequence signal into a time-domain input signal to generate a time-domain processed input signal; performing a Fourier transform operation upon the time-domain processed input signal to generate a frequency-domain processed input signal; performing an equalizer operation upon the frequency-domain processed input signal to generate a frequency-domain output signal according to coefficients of the equalizer operation; performing an inverse Fourier transform operation upon the frequency-domain output signal to generate a time-domain output signal; generating a decision output signal and generating a time-domain error signal according to the time-domain output signal; and determining the coefficients according to the time-domain error signal and the frequency-domain processed input signal.Type: ApplicationFiled: May 10, 2021Publication date: December 16, 2021Inventors: Yun-Chih Tsai, Liang-Wei Huang
-
Patent number: 11190201Abstract: An analog to digital converter device includes a capacitor array, a digital logic circuit, and a comparator circuit. The capacitor array includes first capacitors, a capacitor to be calibrated, and compensation capacitors. The digital logic circuit performs a calibration on the capacitor to be calibrated, in order to calibrate a weighed value of the capacitor to be calibrated according to a decision signal, and converts an input signal to bits via the capacitor array after the calibration is performed. The comparator circuit compares a testing signal with a predetermined voltage to generate the decision signal. The testing signal is generated by the first capacitors and the capacitor to be calibrated in response to the calibration. The digital logic circuit further selects at least one of the compensation capacitors, in order to adjust a digital code corresponding to a calibrated weighed value to be an integer expressed by the bits.Type: GrantFiled: November 17, 2020Date of Patent: November 30, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Hsuan-Ting Ho, Liang-Wei Huang, Shih-Hsiung Huang
-
Publication number: 20210367640Abstract: An echo cancelling system includes a data transmitter circuit and an echo canceller circuit. The data transmitter circuit is configured to receive a first transmitted signal. The first transmitted signal has a first sampling rate. The echo canceller circuit is configured to generate a second transmitted signal according to the first transmitted signal. The second transmitted signal has a second sampling rate. The second sampling rate is greater than the first sampling rate. The echo canceller circuit is further configured to generate an echo cancelling signal according to the second transmitted signal. The data transmitter circuit is further configured to generate an output signal according to a received signal and the echo cancelling signal.Type: ApplicationFiled: December 4, 2020Publication date: November 25, 2021Inventors: Yun-Tse CHEN, Hsuan-Ting HO, Liang-Wei HUANG, Kuei-Ying LU
-
Patent number: 11184010Abstract: A receiving end of an electronic device includes an analog front end (AFE) circuit, a phase detector (PD), and a calculation circuit. The AFE circuit receives an input signal and adjusts the phase of the input signal according to a phase control signal. The PD detects the phase of the input signal to generate a current phase value and a phase difference accumulated value, calculates a target phase value according to the phase difference accumulated value, and generates a first phase driving value according to the target phase value and the current phase value. The calculation circuit generates the phase control signal according to the first phase driving value and a phase threshold. After the calculation circuit generates the phase control signal, the phase detector generates a second phase driving value, and the calculation circuit updates the phase threshold according to the first and second phase driving values.Type: GrantFiled: June 23, 2021Date of Patent: November 23, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yan-Guei Chen, Hsin-Yu Lue, Liang-Wei Huang, Hui-Min Huang
-
Patent number: 11184209Abstract: A signal processing method in a digital-domain includes: adding a random number sequence signal into a time-domain input signal to generate a time-domain processed input signal; performing a Fourier transform operation upon the time-domain processed input signal to generate a frequency-domain processed input signal; performing an equalizer operation upon the frequency-domain processed input signal to generate a frequency-domain output signal according to coefficients of the equalizer operation; performing an inverse Fourier transform operation upon the frequency-domain output signal to generate a time-domain output signal; generating a decision output signal and generating a time-domain error signal according to the time-domain output signal; and determining the coefficients according to the time-domain error signal and the frequency-domain processed input signal.Type: GrantFiled: May 10, 2021Date of Patent: November 23, 2021Assignee: Realtek Semiconductor Corp.Inventors: Yun-Chih Tsai, Liang-Wei Huang
-
Publication number: 20210351905Abstract: A signal processing circuit, which includes: a first clock source, configured to generate a first clock signal; a phase adjusting circuit, configured to receive the first clock signal, and to generate a second clock signal and a third clock signal, wherein the second clock signal and the third clock signal have different phases; an error compensating circuit, configured to compensate an input signal according to an error signal, to generate an compensated input signal; an error calculating circuit, configured to generate the error signal according to the first clock signal, the third clock signal and the compensated input signal; and a receiving end ADC (Analog to Digital Converter), configured to sample the compensated input signal according to the second clock signal.Type: ApplicationFiled: April 12, 2021Publication date: November 11, 2021Inventors: Yun-Tse Chen, Liang-Wei Huang, Chi-Hsi Su, Po-Han Lin
-
Patent number: 11171767Abstract: A signal processing circuit, which includes: a first clock source, configured to generate a first clock signal; a phase adjusting circuit, configured to receive the first clock signal, and to generate a second clock signal and a third clock signal, wherein the second clock signal and the third clock signal have different phases; an error compensating circuit, configured to compensate an input signal according to an error signal, to generate an compensated input signal; an error calculating circuit, configured to generate the error signal according to the first clock signal, the third clock signal and the compensated input signal; and a receiving end ADC (Analog to Digital Converter), configured to sample the compensated input signal according to the second clock signal.Type: GrantFiled: April 12, 2021Date of Patent: November 9, 2021Assignee: Realtek Semiconductor Corp.Inventors: Yun-Tse Chen, Liang-Wei Huang, Chi-Hsi Su, Po-Han Lin
-
Patent number: 11171740Abstract: The present invention provides a transceiver. The transistor is coupled to a transmission line. The transceiver includes a variable resistor set, a transmitter module, a receiver module, and a digital signal processor. The transmitter module has an output terminal coupled to the variable resistor set and the transmission line. The transmitter module includes a first digital-to-analog converter configured to output an emission current. The receiver module has an input terminal coupled to the transmitter module and the transmission line. When the emission current is fed into the transmission line, a far-end echo is fed into the receiver module. An amplitude of the far-end echo is associated with a resistance value of the transmission line. The digital signal processor adjusts a current value of the emission current from a first default current value to a second default current value based on the amplitude of the far-end echo.Type: GrantFiled: May 14, 2020Date of Patent: November 9, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Liang-Wei Huang, Yu-Xuan Huang, Huan-Chung Chen, Chia-Lin Chang
-
Publication number: 20210266022Abstract: A receiver includes an equalizer circuit, a radio frequency interference cancellation circuitry, and a channel estimation circuitry. The equalizer circuit is configured to process a first data signal according to a control signal, in order to generate a second data signal. The radio frequency interference cancellation circuitry is configured to detect a radio interference signal according to the second data signal to generate radio interference information, and to output a correction signal according to the radio interference information, in order to correct the second data signal. The channel estimation circuitry configured to analyze a plurality of sets of signal components in the second data signal, and to utilize a power ratio of one of the plurality of sets of signal components to generate the control signal.Type: ApplicationFiled: February 23, 2021Publication date: August 26, 2021Inventors: YANG-BANG LI, LIANG-WEI HUANG
-
Publication number: 20210266021Abstract: A receiver includes a first data slicer circuit and a radio interference detector circuitry. The first data slicer circuit is configured to generate a second data signal according to a first data signal. The radio interference detector circuitry is configured to generate first estimated information according to the first data signal, to generate second estimated information according to the second data signal, to generate third estimated information according to the first data signal and the second data signal, and to detect a radio interference signal according to the first estimated information, the second estimated information, and the third estimated information.Type: ApplicationFiled: February 22, 2021Publication date: August 26, 2021Inventors: YANG-BANG LI, LIANG-WEI HUANG
-
Patent number: 11101832Abstract: A receiver includes a first data slicer circuit and a radio interference detector circuitry. The first data slicer circuit is configured to generate a second data signal according to a first data signal. The radio interference detector circuitry is configured to generate first estimated information according to the first data signal, to generate second estimated information according to the second data signal, to generate third estimated information according to the first data signal and the second data signal, and to detect a radio interference signal according to the first estimated information, the second estimated information, and the third estimated information.Type: GrantFiled: February 22, 2021Date of Patent: August 24, 2021Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yang-Bang Li, Liang-Wei Huang