Patents by Inventor Mario A. Mazzola
Mario A. Mazzola has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11969976Abstract: Embodiments of the present disclosure are directed to multilayer films. Embodiments of the multilayer films may include a first layer comprising a first polyolefin, a second layer comprising a second polyolefin, a third layer comprising a third polyolefin, fourth layer comprising a fourth polyolefin, and a fifth layer comprising a fifth polyolefin. The second layer may be positioned between the first layer and the third layer; the third layer may be positioned between the second layer and the fourth layer; and the fourth layer may be positioned between the third layer and the fifth layer. Two or more of the first polyolefin, second polyolefin, third polyolefin, and fourth polyolefin may be the same or different. The third polyolefin may be a polyethylene composition having a density of 0.924 g/cm3 to 0.936 g/cm3 and a melt index (I2) of 0.25 g/10 minutes to 2.0 g/10 minutes.Type: GrantFiled: August 4, 2020Date of Patent: April 30, 2024Assignees: Dow Global Technologies LLC, Dow Quimica De Colombia S.A.Inventors: Jorge Mario Rodriguez Camelo, Marlos Guintini de Oliveira, Nicolas Cardoso Mazzola, Sanjib Biswas, Joshua B. Gaubert, Douglas S. Ginger, Mridula Kapur, Didem Oner-Deliormanli, Mehmet Demirors
-
Patent number: 11902184Abstract: PCIe devices installed in host computers communicating with service nodes can provide virtualized NVMe over fabric services. A workload on the host computer can submit an SQE on a NVMe SQ. The PCI device can read the SQE to obtain a command identifier, an OpCode, and a namespace identifier (NSID). The SQE can be used to produce a LTP packet that includes the opcode, the NSID, and a request identifier. The LTP packet can be sent to the service node, which may access a SAN in accordance with the opcode and NSID, and can respond to the LTP with a second LTP that includes the request identifier and a status indicator. The PCI device can use the status indicator and the request identifier to produce a CQE that is placed on a NVMe CQ associated with the SQ.Type: GrantFiled: May 20, 2021Date of Patent: February 13, 2024Assignee: Pensando Systems Inc.Inventors: Silvano Gai, Michael Brian Galles, Mario Mazzola, Luca Cafiero, Krishna Doddapaneni, Sarat Kamisetty
-
Patent number: 11593294Abstract: PCIe devices installed in host computers communicating with service nodes can provide virtualized and high availability PCIe functions to host computer workloads. The PCIe device can receive a PCIe TLP encapsulated in a PCIe DLLP via a PCIe bus. The TLP includes a TLP address value, a TLP requester identifier, and a TLP type. The PCIe device can terminate the PCIe transaction by sending a DLLP ACK message to the host computer in response to receiving the TLP. The TLP packet can be used to create a workload request capsule that includes a request type indicator, an address offset, and a workload request identifier. A workload request packet that includes the workload request capsule can be sent to a virtualized service endpoint. The service node, implementing the virtualized service endpoint, receives a workload response packet that includes the workload request identifier and a workload response payload.Type: GrantFiled: May 20, 2021Date of Patent: February 28, 2023Assignee: Pensando Systems Inc.Inventors: Michael Brian Galles, Silvano Gai, Mario Mazzola, Luca Cafiero, Francis Matus, Krishna Doddapaneni, Sarat Kamisetty
-
Publication number: 20220374379Abstract: PCIe devices installed in host computers communicating with service nodes can provide virtualized and high availability PCIe functions to host computer workloads. The PCIe device can receive a PCIe TLP encapsulated in a PCIe DLLP via a PCIe bus. The TLP includes a TLP address value, a TLP requester identifier, and a TLP type. The PCIe device can terminate the PCIe transaction by sending a DLLP ACK message to the host computer in response to receiving the TLP. The TLP packet can be used to create a workload request capsule that includes a request type indicator, an address offset, and a workload request identifier. A workload request packet that includes the workload request capsule can be sent to a virtualized service endpoint. The service node, implementing the virtualized service endpoint, receives a workload response packet that includes the workload request identifier and a workload response payload.Type: ApplicationFiled: May 20, 2021Publication date: November 24, 2022Inventors: Michael Brian Galles, Silvano Gai, Mario Mazzola, Luca Cafiero, Francis Matus, Krishna Doddapaneni, Sarat Kamisetty
-
Publication number: 20220377027Abstract: PCIe devices installed in host computers communicating with service nodes can provide virtualized NVMe over fabric services. A workload on the host computer can submit an SQE on a NVMe SQ. The PCI device can read the SQE to obtain a command identifier, an OpCode, and a namespace identifier (NSID). The SQE can be used to produce a LTP packet that includes the opcode, the NSID, and a request identifier. The LTP packet can be sent to the service node, which may access a SAN in accordance with the opcode and NSID, and can respond to the LTP with a second LTP that includes the request identifier and a status indicator. The PCI device can use the status indicator and the request identifier to produce a CQE that is placed on a NVMe CQ associated with the SQ.Type: ApplicationFiled: May 20, 2021Publication date: November 24, 2022Inventors: Silvano Gai, Michael Brian Galles, Mario Mazzola, Luca Cafiero, Krishna Doddapaneni, Sarat Kamisetty
-
Patent number: 9405698Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving a memory request from a memory controller over a channel. Based on the memory request, the example embodiment includes selecting a location in memory to couple to a sub-channel of the channel and configuring the set of field effect transistors to couple the channel with the sub-channel. In the example embodiment, data may be allowed to flow between the memory controller and the location in the memory over the channel and the sub-channel.Type: GrantFiled: July 21, 2014Date of Patent: August 2, 2016Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Patent number: 9100313Abstract: A multi-stage network switch comprises a plurality of ingress port subsystems each comprising one or more ingress ports configured to receive packets. The switch also comprises a plurality of unscheduled crossbar switching elements connected to the ingress port subsystems that are configured to receive one or more packets from at least one of the ingress port subsystems. The switch further comprises a plurality of egress port subsystems each comprising a memory and a plurality of egress ports. The memory comprises at least one shared egress buffer configured to receive any packets forwarded by the crossbar switching elements from the ingress port subsystems directed to the egress port subsystem, and the egress ports are configured to transmit the packets received in the shared egress buffer.Type: GrantFiled: December 10, 2012Date of Patent: August 4, 2015Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Luca Cafiero, Francis Matus, Georges Akis, Peter Newman
-
Publication number: 20140331095Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving a memory request from a memory controller over a channel. Based on the memory request, the example embodiment includes selecting a location in memory to couple to a sub-channel of the channel and configuring the set of field effect transistors to couple the channel with the sub-channel. In the example embodiment, data may be allowed to flow between the memory controller and the location in the memory over the channel and the sub-channel.Type: ApplicationFiled: July 21, 2014Publication date: November 6, 2014Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Patent number: 8825965Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving a memory request from a memory controller over a channel. Based on the memory request, the example embodiment includes selecting a location in memory to couple to a sub-channel of the channel and configuring the set of field effect transistors to couple the channel with the sub-channel. In the example embodiment, data may be allowed to flow between the memory controller and the location in the memory over the channel and the sub-channel.Type: GrantFiled: January 8, 2008Date of Patent: September 2, 2014Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Patent number: 8621132Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving first initialization data from a physical dual inline memory module (DIMM) and converting the first initialization data to second initialization data of a logical DIMM mapped to the physical DIMM. The example embodiment may further include programming a memory controller based on the second initialization data.Type: GrantFiled: January 8, 2008Date of Patent: December 31, 2013Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Dmitry Barsky
-
Patent number: 8407394Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes detecting a memory command directed to a logical rand and a number of physical ranks mapped to the logical rank. The example embodiment may also include issuing the memory command to the number of physical ranks based on determining that the memory command is to be issued to the number of physical ranks.Type: GrantFiled: January 8, 2008Date of Patent: March 26, 2013Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Publication number: 20090177853Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes detecting a memory command directed to a logical rand and a number of physical ranks mapped to the logical rank. The example embodiment may also include issuing the memory command to the number of physical ranks based on determining that the memory command is to be issued to the number of physical ranks.Type: ApplicationFiled: January 8, 2008Publication date: July 9, 2009Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Publication number: 20090177861Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving first initialization data from a physical dual inline memory module (DIMM) and converting the first initialization data to second initialization data of a logical DIMM mapped to the physical DIMM. The example embodiment may further include programming a memory controller based on the second initialization data.Type: ApplicationFiled: January 8, 2008Publication date: July 9, 2009Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Dmitry Barsky
-
Publication number: 20090177849Abstract: This document discusses, among other things, an example system and methods for memory expansion. An example embodiment includes receiving a memory request from a memory controller over a channel. Based on the memory request, the example embodiment includes selecting a location in memory to couple to a sub-channel of the channel and configuring the set of field effect transistors to couple the channel with the sub-channel. In the example embodiment, data may be allowed to flow between the memory controller and the location in the memory over the channel and the sub-channel.Type: ApplicationFiled: January 8, 2008Publication date: July 9, 2009Inventors: Mario Mazzola, Satyanarayana Nishtala, Luca Cafiero, Philip Manela
-
Publication number: 20040139167Abstract: An apparatus and method for a scalable network attached storage system. The apparatus includes a scalable network attached storage system, the network attached storage system including one or more termination nodes, one or more file server nodes for maintaining file systems, one or more disk controller nodes for accessing storage disks respectively, and a switching fabric coupling the one or more termination node, file server nodes, and disk controller nodes. The one or more termination nodes, file server nodes and disk controller nodes can be scaled as needed to meet user demands.Type: ApplicationFiled: December 6, 2002Publication date: July 15, 2004Applicant: Andiamo Systems Inc., A Delaware CorporationInventors: Thomas James Edsall, Mario Mazzola, Prem Jain, Silvano Gai, Luca Cafiero, Maurilio De Nicolo
-
Patent number: 5796732Abstract: A switching bus architecture enables efficient transfer of data within a network switch having a plurality of ports interconnected by a high-performance switching bus. The architecture is preferably implemented as novel port interface and forwarding engine circuitry that cooperate to efficiently transmit data to, and receive data from, the switching bus in accordance with a 2-tier arbitration policy that ensures adequate port access to the bus. As a result of such a cooperating arrangement, the architecture improves the transfer efficiency of the switch by providing all ports sufficient bus access to convey accurate data throughout the switch.Type: GrantFiled: March 28, 1996Date of Patent: August 18, 1998Assignee: Cisco Technology, Inc.Inventors: Mario Mazzola, Tom Edsall, Massimo Prati, Luca Cafiero
-
Patent number: 5740171Abstract: An address translation mechanism quickly and efficiently renders forwarding decisions for data flames transported among ports of a high-performance switch on the basis of, inter alia, virtual local area network (VLAN) associations among the ports. The translation mechanism comprises a plurality of forwarding tables, each of which contains entries having unique index values that translate to selection signals for ports destined to received the data frames. Each port is associated with a unique index value and a VLAN identifier to facilitate multicast data transfers within the switch at accelerated speeds and addressing capabilities.Type: GrantFiled: March 28, 1996Date of Patent: April 14, 1998Assignee: Cisco Systems, Inc.Inventors: Mario Mazzola, Tom Edsall, Luca Cafiero
-
Patent number: 5411365Abstract: In an opposed flow high pressure section, intermediate pressure section steam turbine (10), an annular section divider (142) is located axially between the high pressure section (HP) and the intermediate pressure section (IP), and substantially eliminates conventional inner shell sections. Thus, the turbine has only a single outer shell to which the blades of the turbine stages outside the divider 142 are operatively sealed. The section divider (142) incorporates partial arc steam admission chambers (150); supports a nozzle plate assembly (146); and includes integral steam packing (156) to seal the rotor interface.Type: GrantFiled: December 3, 1993Date of Patent: May 2, 1995Assignee: General Electric CompanyInventors: Mario A. Mazzola, Thomas J. Farineau, George Schlottner, Earl H. Brinkman
-
Patent number: 5392513Abstract: A process for replacing a multi-piece steampath in a nozzle box (12) where, initially, the steampath (22) is secured between upper (24) and lower (26) ring components by means of axially accessible, arcuate welds (36, 38) includes the steps of:a) axially machining the arcuate welds (36, 38) so as to permit removal of the steampath (22) in a direction axially away from the nozzle box;b) further machining a forward portion of the lower ring component to provide a substantially vertical weld surface; andc) securing a one-piece steampath (222) in place by an axially accessible upper weld (236) and a radially accessible lower weld (238).Type: GrantFiled: December 21, 1993Date of Patent: February 28, 1995Assignee: General Electric Co.Inventors: Mario Mazzola, Michael T. Hamlin, Richard I. Cromer, John Costantini
-
Patent number: 5280500Abstract: A multilevel encoding scheme for transmitted data that encodes data in a multilevel code wherein the amplitude of any transition is always exactly one level during any time interval. A single-level transition between any two adjacent levels during a time interval represents a logical "1"; no transition during a time interval represents a logical "0". In a specific embodiment, modulation is limited to three defined amplitude levels equally space in amplitude and encoding is according to a three-level code. A four-bit to five-bit encoding scheme may be used to distribute bits for minimizing d.c. offset. The input data is preferably further scrambled to minimize aberrations in the emissions spectrum of signal carried over unshielded media.Type: GrantFiled: October 10, 1991Date of Patent: January 18, 1994Assignee: Crescendo Communications, Inc.Inventors: Mario Mazzola, Luca Cafiero, Maurilio DeNicolo