Patents by Inventor Mark V. Pierson
Mark V. Pierson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6492071Abstract: A device and process for applying mixtures of adhesive formulations combined with solder flux such that flip chips may be rapidly encapsulated with such combinations without interfering with subsequent wafer processing steps are provided. Also provided is a wafer stencil designed in such a manner that the saw kerf lines separating individual chip dies are protected from coming into contact with the formulation. Extrusion screening using such wafer stencil is also provided.Type: GrantFiled: September 26, 2000Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: William E. Bernier, Mark V. Pierson, Ajit K. Trivedi
-
Patent number: 6487461Abstract: A method for aligning a plurality of thin film transistor tiles for constructing a flat panel display. A coverplate is arranged on a coverplate support. A first layer of a bonding material is applied to at least one of a first side of each of the tiles and a surface of the coverplate on which the tiles are to be secured. The tiles are arranged on the coverplate, such that the first layer of bonding material is arranged between the tiles and the coverplate. The tiles are connected to an alignment apparatus. The tiles are aligned relative to each other and the coverplate. The tiles are at least partially secured to the coverplate.Type: GrantFiled: June 9, 2000Date of Patent: November 26, 2002Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Allan O. Johnson, Ramesh R. Kodnani, Mark V. Pierson, Edward J. Tasillo
-
Publication number: 20020166697Abstract: An improved circuit board construction featuring a multilayered, laminated structure having an intermediate power core layer having conductive adhesive-filled via through holes. The via through holes of the intermediate power core layer make electrical connection with metallic pads of conductive vias of adjacent outer signal core layers when the layers are laminated.Type: ApplicationFiled: May 11, 2001Publication date: November 14, 2002Applicant: International Business Machines CorporationInventors: Mark L. Janecek, John S. Kresge, Mark V. Pierson, Thurston B. Youngs
-
Patent number: 6429384Abstract: A structure that adhesively couples a chip to an organic chip carrier. The chip is attached to a top surface of the organic chip carrier by interfacing a solder bump between a C4 solder structure on the chip and a pad on a top surface of the chip carrier. The melting temperature of the solder bump is less than the melting temperature of the C4 solder structure. A block of ferrous material is on a top surface of the chip. A temporary or permanent stiffener of ferrous material is on the top surface of the chip carrier. A permanent magnet is coupled to a bottom surface of the chip carrier. Alternatively, an electromagnetic could be utilized instead of the electromagnet. Due to the permanent magnet or the electromagnet, a magnetic force on the stiffener is directed toward the magnet and substantially flattens the first surface of the chip carrier. Similarly, a magnetic force on the block is directed toward the magnet such that the electronic component and the chip carrier are held in alignment.Type: GrantFiled: June 7, 2000Date of Patent: August 6, 2002Assignee: International Business Machines CorporationInventors: Francis J. Downes, Jr., Robert M. Japp, Mark V. Pierson
-
Publication number: 20020046804Abstract: A semiconductor chip carrier assembly which includes a flexible substrate having a metallicized path on one of its surfaces in electrical communication with a semiconductor chip. A stiffener is disposed adjacent to said flexible substrate and is bonded thereto by an adhesive composition. The adhesive composition which comprises a microporous film laden with a curable adhesive is disposed between the flexible substrate and the stiffener. A cover plate is adhesively bonded to the semiconductor chip and to the stiffener. A process of making the assembly involving disposition of the flexible substrate in a vacuum fixture upon which the adhesive composition and stiffener is placed followed by the application of heat and pressure to cure the curable adhesive is also described.Type: ApplicationFiled: September 16, 1999Publication date: April 25, 2002Inventors: THOMAS M. CULNANE, MICHAEL A. GAYNES, RAMESH R. KODNANI, MARK V. PIERSON, CHARLES G. WOYCHIK
-
Patent number: 6358627Abstract: An integrated circuit assembly has pads of a chip electrically connected to pads of a substrate with rolling metal balls. A pliable material bonds the balls in movable contact with pads of the chip and substrate. Because the balls are relatively free to move, thermal expansion differences that would ordinarily cause enormous stresses in the attached joints of the prior art, simply cause rolling of the balls of the present invention, avoiding thermal stress altogether. Reliability of the connections is substantially improved as compared with C4 solder bumps, and chips can be safely directly mounted to such substrates as PC boards, despite substantial thermal mismatch.Type: GrantFiled: January 23, 2001Date of Patent: March 19, 2002Assignee: International Business Machines CorporationInventors: Joseph A. Benenati, Claude L. Bertin, William T. Chen, Thomas E. Dinan, Wayne F. Ellis, Wayne J. Howell, John U. Knickerbocker, Mark V. Pierson, William R. Tonti, Jerzy M. Zalesinski
-
Patent number: 6344099Abstract: A system for aligning and attaching together a plurality of thin film transistor tiles for constructing a flat panel display. A coverplate loading station where a coverplate that the tiles are to be attached to is arranged on a coverplate support. A coverplate bonding material dispensing station where a bonding material for bonding the tiles to the coverplate is applied to a surface of the coverplate. A tile placement station where the tiles are arranged on the coverplate. A tile aligning and securing station where the tiles are aligned relative to each other and the coverplate by the tile aligner and where the tiles are at least partially bonded to the coverplate. A tile assembly bonding material dispensing station where a bonding material is applied to a surface of the tiles opposite the side that the coverplate is bonded to. A backplate placement station where a backplate is arranged on the tiles.Type: GrantFiled: September 25, 2000Date of Patent: February 5, 2002Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Allan O. Johnson, Ramesh R. Kodnani, Mark V. Pierson, Edward J. Tasillo
-
Publication number: 20020005245Abstract: A method for bonding heat sinks to packaged electronic components comprises the steps of: (a) exposing to a plasma a surface of a molded polymer formed on a substrate; (b) allowing the plasma to at least partially convert silicon-containing residue on the surface to silica; and (c) bonding an article to the surface by applying an adherent between the article and the surface. Often, the silicon-containing residue is silicone oil, a mold release compound, which may prevent the formation of a bond when using conventional bonding methods and materials. The silica layer formed on the surface of the molded polymer assists in formation of a proper bond. The plasma may be an oxygen plasma and the adherent may be selected from either a heat cured silicone-based paste adhesive with a metal oxide filler or a heat cured porous polymer film impregnated with adhesive.Type: ApplicationFiled: January 9, 2001Publication date: January 17, 2002Inventors: Frank D. Egitto, Michael A. Gaynes, Ramesh R. Kodnani, Luis J. Matienzo, Mark V. Pierson
-
Publication number: 20020000462Abstract: A method of making an electrically conductive contact on a substrate by applying a layer of solder paste to a circuitized feature on a substrate and selectively heating and melting the solder paste over the feature to form a solder bump. The excess solder paste is removed. A focused energy heat source such as a laser beam or focused Infrared heats the solder paste. A reflective mask with apertures may be used to allow focused heating source to selectively melt areas of the solder paste layer applied to a circuitized feature. The mask and excess solder paste are removed.Type: ApplicationFiled: June 12, 2001Publication date: January 3, 2002Inventors: Donald I. Mead, Mark V. Pierson
-
Publication number: 20010035759Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: ApplicationFiled: June 6, 2001Publication date: November 1, 2001Inventors: William E. Bernier, Michael A. Gaynes, Wayne J. Howell, Mark V. Pierson, Ajit K. Trivedi, Charles G. Woychik
-
Publication number: 20010024127Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: ApplicationFiled: March 30, 1998Publication date: September 27, 2001Inventors: WILLIAM E. BERNIER, MICHAEL A. GAYNES, WAYNE J. HOWELL, MARK V. PIERSON, AJIT K. TRIVEDI, CHARLES G. WOYCHIK
-
Patent number: 6288559Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: GrantFiled: March 30, 1998Date of Patent: September 11, 2001Assignee: International Business Machines CorporationInventors: William E. Bernier, Michael A. Gaynes, Wayne J. Howell, Mark V. Pierson, Ajit K. Trivedi, Charles G. Woychik
-
Publication number: 20010018230Abstract: An electrical structure, and associated method of fabrication, for reducing thermally induced strain in a structure that couples a first conductive body of a first substrate to a second conductive body of a second substrate (e.g., a chip to a chip carrier; a chip carrier to a circuit card). The melting point of the first conductive body exceeds the melting point of the second conductive body. The second conductive body may include eutectic lead-tin alloy, while the first conductive body may include non-eutectic lead-tin alloy. A portion of the first conductive body is coated with, or volumetrically surrounded by, a material that is nonsolderable and nonconductive. The first and second conductive bodies are coupled mechanically and electrically by surface adhesion at an uncoated portion of the first conductive body, by application of a temperature that lies between the melting points of the first and second conductive bodies.Type: ApplicationFiled: February 12, 2001Publication date: August 30, 2001Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Miguel A. Jimarez, Cynthia S. Milkovich, Mark V. Pierson
-
Patent number: 6268739Abstract: A method and device for testing and burning-in semiconductor circuits. The method and device permit the entire wafer to be tested by temporarily attaching the wafer to a test substrate using electrically conductive adhesive (ECA). The ECA conforms to deviations from co-planarity of the contact points of both the wafer and test substrate while providing a quality electrical connection at each point. ECA material can be deposited on either the wafer contacts or the substrate pads. In addition, the ECA may be deposited on C4 bumps or tin-capped lead bases. Variations in the method and device include filling vias of a non-conductive interposer with ECA. The electrical connection may be enhanced by forming conductive dendrites on test pads while the ECA is deposited on the wafer contacts. To further enhance the electrical connection, the ECA material can be plasma etched to remove some of its polymer matrix and to expose the electrically conductive particles on one side and then plating with palladium.Type: GrantFiled: January 6, 2000Date of Patent: July 31, 2001Assignee: International Business Machines CorporationInventors: William E. Bernier, Michael A. Gaynes, Wayne J. Howell, Mark V. Pierson, Ajit K. Trivedi, Charles G. Woychik
-
Publication number: 20010002330Abstract: An integrated circuit assembly has pads of a chip electrically connected to pads of a substrate with rolling metal balls. A pliable material bonds the balls in movable contact with pads of the chip and substrate. Because the balls are relatively free to move, thermal expansion differences that would ordinarily cause enormous stresses in the attached joints of the prior art, simply cause rolling of the balls of the present invention, avoiding thermal stress altogether. Reliability of the connections is substantially improved as compared with C4 solder bumps, and chips can be safely directly mounted to such substrates as PC boards, despite substantial thermal mismatch.Type: ApplicationFiled: January 23, 2001Publication date: May 31, 2001Inventors: Joseph A. Benenati, Claude L. Bertin, William T. Chen, Thomas E. Dinan, Wayne F. Ellis, Wayne J. Howell, John U. Knickerbocker, Mark V. Pierson, William R. Tonti, Jerzy M. Zalesinski
-
Publication number: 20010001183Abstract: A method for bonding heat sinks to packaged electronic components comprises the steps of: (a) exposing to a plasma a surface of a molded polymer formed on a substrate; (b) allowing the plasma to at least partially convert silicon-containing residue on the surface to silica; and (c) bonding an article to the surface by applying an adherent between the article and the surface. Often, the silicon-containing residue is silicone oil, a mold release compound, which may prevent the formation of a bond when using conventional bonding methods and materials. The silica layer formed on the surface of the molded polymer assists in formation of a proper bond. The plasma may be an oxygen plasma and the adherent may be selected from either a heat cured silicone-based paste adhesive with a metal oxide filler or a heat cured porous polymer film impregnated with adhesive.Type: ApplicationFiled: January 9, 2001Publication date: May 17, 2001Inventors: Frank D. Egitto, Michael A. Gaynes, Ramesh R. Kodnani, Luis J. Matienzo, Mark V. Pierson
-
Patent number: 6206997Abstract: A method for bonding heat sinks to packaged electronic components comprises the steps of: (a) exposing to a plasma a surface of a molded polymer formed on a substrate; (b) allowing the plasma to at least partially convert silicon-containing residue on the surface to silica; and (c) bonding an article to the surface by applying an adherent material between the article and the surface. Often, the silicon-containing residue is silicone oil, a mold release compound, which may prevent the formation of a bond when using conventional bonding methods and materials. The silica layer formed on the surface of the molded polymer assists in formation of a proper bond. The plasma may be an oxygen plasma and the adherent material may be selected from either a heat cured silicone-based paste adhesive with a metal oxide filler or a heat cured porous polymer film impregnated with adhesive.Type: GrantFiled: February 11, 1999Date of Patent: March 27, 2001Assignee: International Business Machines CorporationInventors: Frank D. Egitto, Michael A. Gaynes, Ramesh R. Kodnani, Luis J. Matienzo, Mark V. Pierson
-
Patent number: 6193576Abstract: A method for aligning a plurality of thin film transistor tiles for constructing a flat panel display. A coverplate is arranged on a coverplate support. A first layer of a bonding material is applied to at least one of a first side of each of the tiles and a surface of the coverplate on which the tiles are to be secured. The tiles are arranged on the coverplate, such that the first layer of bonding material is arranged between the tiles and the coverplate. The tiles are connected to an alignment apparatus. The tiles are aligned relative to each other and the coverplate. The tiles are at least partially secured to the coverplate.Type: GrantFiled: May 19, 1998Date of Patent: February 27, 2001Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Allan O. Johnson, Ramesh R. Kodnani, Mark V. Pierson, Edward J. Tasillo
-
Patent number: 6179196Abstract: Apparatus for connecting a first area array component to a substrate with a joining material. The apparatus has a nozzle directing heat toward both the first area array component and the portion of the substrate beneath the first area array component to melt the joining material. An elastic seal contacts the substrate and prevents the heat from affecting other components adjacent the first area array component. The nozzle is pressed against the substrate to restrain warping of the substrate, which might be caused by the heating of the first area array component, and to prevent damage to the substrate. The nozzle can tilt so that it conforms to the surface of the substrate. The first area array component is allowed to move freely in the direction of a plane of the substrate under the surface tension of the molten joining material during heating to center the first area array component.Type: GrantFiled: February 7, 2000Date of Patent: January 30, 2001Assignee: International Business Machines CorporationInventors: Craig G. Heim, Russell H. Lewis, Mark V. Pierson, Karl J. Puttlitz
-
Patent number: 6177729Abstract: An integrated circuit assembly has pads of a chip electrically connected to pads of a substrate with rolling metal balls. A pliable material bonds the balls in movable contact with pads of the chip and substrate. Because the balls are relatively free to move, thermal expansion differences that would ordinarily cause enormous stresses in the attached joints of the prior art, simply cause rolling of the balls of the present invention, avoiding thermal stress altogether. Reliability of the connections is substantially improved as compared with C4 solder bumps, and chips can be safely directly mounted to such substrates as PC boards, despite substantial thermal mismatch.Type: GrantFiled: April 3, 1999Date of Patent: January 23, 2001Assignee: International Business Machines CorporationInventors: Joseph A. Benenati, Claude L. Bertin, William T. Chen, Thomas E. Dinan, Wayne F. Ellis, Wayne J. Howell, John U. Knickerbocker, Mark V. Pierson, William R. Tonti, Jerzy M. Zalesinski