Patents by Inventor Martin Streibl
Martin Streibl has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10127176Abstract: In accordance with an embodiment, a receiver includes a receiving unit configured to receive a first received bus signal and a second received bus signal based on a bus input signal. The receiver also includes a first state machine configured to determine that a first output signal is a first symbol in response to the first received bus signal transitioning from a first bus state to a second bus state and staying in the second bus state for less than a first predetermined period of time, and a second symbol in response to the first received bus signal transitioning from the first bus state to the second bus state and staying in the second bus state for at least the first predetermined period of time. Additionally, the receiver includes a second state machine.Type: GrantFiled: January 31, 2017Date of Patent: November 13, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Paul Wallner, Dieter Metzner, Martin Streibl
-
Publication number: 20170139870Abstract: In accordance with an embodiment, a receiver includes a receiving unit configured to receive a first received bus signal and a second received bus signal based on a bus input signal. The receiver also includes a first state machine configured to determine that a first output signal is a first symbol in response to the first received bus signal transitioning from a first bus state to a second bus state and staying in the second bus state for less than a first predetermined period of time, and a second symbol in response to the first received bus signal transitioning from the first bus state to the second bus state and staying in the second bus state for at least the first predetermined period of time. Additionally, the receiver includes a second state machine.Type: ApplicationFiled: January 31, 2017Publication date: May 18, 2017Inventors: Paul Wallner, Dieter Metzner, Martin Streibl
-
Patent number: 9582451Abstract: In accordance with an embodiment, a receiver includes a first state machine configured to be coupled to a bus. The first state machine is configured to determine that a first output signal is a first symbol if a first received bus signal transitions from a first bus state to a second bus state and stays in the second bus state for less than a first predetermined period of time, and the first output signal is a second symbol if the first received bus signal transitions from the first bus state to the second bus state and stays in the second bus state for at least the first predetermined period of time.Type: GrantFiled: February 1, 2013Date of Patent: February 28, 2017Assignee: Infineon Technologies AGInventors: Paul Wallner, Dieter Metzner, Martin Streibl
-
Publication number: 20140223050Abstract: In accordance with an embodiment, a receiver includes a first state machine configured to be coupled to a bus. The first state machine is configured to determine that a first output signal is a first symbol if a first received bus signal transitions from a first bus state to a second bus state and stays in the second bus state for less than a first predetermined period of time, and the first output signal is a second symbol if the first received bus signal transitions from the first bus state to the second bus state and stays in the second bus state for at least the first predetermined period of time.Type: ApplicationFiled: February 1, 2013Publication date: August 7, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Paul Wallner, Dieter Metzner, Martin Streibl
-
Patent number: 8125812Abstract: Method and device for transmitting outgoing useful signals and an outgoing clock signal. Useful signals and a clock signal are transmitted from a transmitter via a first line pair and a second line pair to a receiver. A first useful signal is transmitted in the form of a modulated difference between the electrical potentials of the first line pair. A second useful signal is transmitted in the form of a modulated difference between the electrical potentials of the second line pair. The clock signal is transmitted in the form of a modulated difference between the average value of the potentials of the first line pair and the average value of the potentials of the second line pair.Type: GrantFiled: March 31, 2008Date of Patent: February 28, 2012Assignee: Qimonda AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz
-
Patent number: 8098471Abstract: One aspect is an integrated circuit arrangement. The arrangement includes a first terminal, which can be brought to a first supply potential, a second terminal, which can be brought to a second supply potential, and a supply potential path formed between the first terminal and the second terminal. There is an electrostatic discharge element at least in the supply potential path. There is a signal input pad, to which an input signal can be applied and a signal output, at an output signal can be provided. A first inductance is arranged between the signal input pad and the signal output, and a second inductance is arranged between the signal output and the first terminal.Type: GrantFiled: August 9, 2005Date of Patent: January 17, 2012Assignee: Infineon Technologies AGInventors: Christoph Kienmayer, Martin Streibl, Marc Tiebout
-
Methods and articles of manufacture for operating electronic devices on a plurality of clock signals
Patent number: 7956665Abstract: Embodiments of the invention relate to an integrated circuit comprising at least one functional unit configured to operate at a first clock frequency. The integrated circuit also comprises at least one first interconnect originating from a contact pad and leading to at least one frequency divider configured to receive a clock signal having a second frequency and generate one or more clock signals to operate the functional unit at the first frequency. The integrated circuit further comprises at least one second interconnect coupling an output of the frequency divider and an input of the functional unit, wherein a total length of the second wired interconnect is less than a total length of the first wired interconnects.Type: GrantFiled: February 29, 2008Date of Patent: June 7, 2011Assignee: Qimonda AGInventors: Daniel Kehrer, Hermann Ruckerbauer, Martin Streibl -
Patent number: 7864907Abstract: A data receiver has a sampling unit connected to a data signal input and configured to sample a data signal amplitude and amplify the sampled data signal amplitude to a predetermined value, a sampling clock generator unit connected to the sampling unit and configured to predetermine a sampling clock for the sampling unit, an evaluation unit connected to the sampling unit and configured to determine the time duration required by the sampling unit for amplifying the sampled data signal amplitude to the predetermined value and evaluate the time duration determined, and a control unit connected to the evaluation unit and the sampling clock generator and configured to define the sampling clock on the basis of the evaluation of the time duration determined by the evaluation unit.Type: GrantFiled: April 30, 2007Date of Patent: January 4, 2011Assignee: Qimonda AGInventors: Martin Streibl, Peter Gregorius, Thomas Rickes, Ralf Schledz
-
Patent number: 7817766Abstract: A digital control loop and a method for clock generation. A control loop includes at least one phase detector configured to detect a phase shift of a feedback signal relative to a reference clock signal and output a correction signal on the basis of the phase shift detected. At least one control loop filter is configured to output, on the basis of the correction signal, a first control signal and a second control signal, the first control signal being substantially the same as the second control signal except that oscillations are suppressed in the second control signal. At least one first phase generator is configured to output a first clock signal on the basis of the first control signal and the first phase reference signal, wherein the first clock signal is transmitted at least partially as feedback signal to the phase detector.Type: GrantFiled: October 30, 2006Date of Patent: October 19, 2010Assignee: Qimonda AGInventors: Peter Gregorius, Thomas Rickes, Ralf Schledz, Martin Streibl
-
Patent number: 7693247Abstract: A phase locked loop having reduced inherent noise is provided. The phase locked loop comprises a controlled oscillator for outputting a periodic output signal as a result of a control signal; a feedback unit for providing at least two periodic feedback signals having a constant phase shift to each other and each depending on the output signal; a phase/frequency detector for providing difference signals each depending on a periodic input signal and at least one of the feedback signals; and a control circuit for providing the control signal to the controlled oscillator depending on the difference signals.Type: GrantFiled: September 26, 2005Date of Patent: April 6, 2010Assignee: Infineon Technologies AGInventors: Peter Gregorius, Martin Streibl, Thomas Rickes
-
METHODS AND ARTICLES OF MANUFACTURE FOR OPERATING ELECTRONIC DEVICES ON A PLURALITY OF CLOCK SIGNALS
Publication number: 20090219063Abstract: Embodiments of the invention relate to an integrated circuit comprising at least one functional unit configured to operate at a first clock frequency. The integrated circuit also comprises at least one first interconnect originating from a contact pad and leading to at least one frequency divider configured to receive a clock signal having a second frequency and generate one or more clock signals to operate the functional unit at the first frequency. The integrated circuit further comprises at least one second interconnect coupling an output of the frequency divider and an input of the functional unit, wherein a total length of the second wired interconnect is less than a total length of the first wired interconnects.Type: ApplicationFiled: February 29, 2008Publication date: September 3, 2009Inventors: Daniel Kehrer, Hermann Ruckerbauer, Martin Streibl -
Patent number: 7461186Abstract: The invention provides a data handover unit for transferring data from a furst clock domain to a second clock domain, comprising: a first clock unit operable to supply a first clock signal; a selector stage operable to sample an incoming data stream with respect to the first clock signal; a second clock unit operable to supply a second clock signal; a storage unit coupled with the selector stage, wherein the storage unit has a first plurality of storage elements each of which is operable to store one bit of data of the sampled data stream, an output unit for parallelly reading out a fram of data from a second plurality of storage elements included in the first plurality of storage elements with respect to the second clock signal, wherein the selector stage is further operable to successively write the data bits of the sampled data stream into the first plurality of storage elements and to store the respective data bits of the sampled data stream in the respective storage elements until they were read out by tType: GrantFiled: February 3, 2006Date of Patent: December 2, 2008Assignee: Infineon Technologies AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz, Thomas Rickes, Zheng Gu
-
Publication number: 20080240290Abstract: Method and device for transmitting outgoing useful signals and an outgoing clock signal. Useful signals and a clock signal are transmitted from a transmitter via a first line pair and a second line pair to a receiver. A first useful signal is transmitted in the form of a modulated difference between the electrical potentials of the first line pair. A second useful signal is transmitted in the form of a modulated difference between the electrical potentials of the second line pair. The clock signal is transmitted in the form of a modulated difference between the average value of the potentials of the first line pair and the average value of the potentials of the second line pair.Type: ApplicationFiled: March 31, 2008Publication date: October 2, 2008Applicant: QIMONDA AGInventors: Martin Streibl, Peter Gregorius, Ralf Schledz
-
Patent number: 7391657Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: GrantFiled: May 22, 2007Date of Patent: June 24, 2008Assignee: Infineon Technologies AGInventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius
-
Patent number: 7388734Abstract: Integrated circuit arrangement having first and second signal input pads, to which a differential input signal is applied, and first and second signal outputs, at which a differential output signal is provided. The first signal output is coupled to the first signal input pad and the second signal output is coupled to the second signal input pad. A first capacitance is between the first and second signal input pads. First and second inductances are connected in series, are between the first and second signal input pads, and are connected in parallel with the first capacitance. A first terminal is at a first supply potential and a second terminal is at a second supply potential. A first electrostatic discharge element is between the first and second terminals. A second electrostatic discharge element is between the first terminal, on the one hand, and the first and second inductances, on the other hand.Type: GrantFiled: October 31, 2005Date of Patent: June 17, 2008Assignee: Infineon Technologies AGInventors: Thomas Benetik, Uwe Hodel, Christoph Kienmayer, Martin Streibl, Marc Tiebout
-
Patent number: 7359169Abstract: A circuit is described that protects an integrated circuit from electrostatic discharges or electrical over-stress. The circuit arrangement has first and second protective elements connected in series between a connection of the integrated circuit and a supply voltage. When electrostatic discharges or electrical over-stress occurs, current flows through the conductive path formed through the first and second protective elements. A current path that contains a circuit element limits current through the first protective element is connected in parallel with the first protective element. The first protective element has blocking behavior when no electrostatic discharges or electrical over-stress occurs, a limited current flows through the current path and the second protective element.Type: GrantFiled: November 24, 2003Date of Patent: April 15, 2008Assignee: Infineon Technologies AGInventors: Kai Esmark, Harald Gossner, Wolfgang Stadler, Martin Streibl, Martin Wendel
-
Publication number: 20080055803Abstract: One aspect is an integrated circuit arrangement. The arrangement includes a first terminal, which can be brought to a first supply potential, a second terminal, which can be brought to a second supply potential, and a supply potential path formed between the first terminal and the second terminal. There is an electrostatic discharge element at least in the supply potential path. There is a signal input pad, to which an input signal can be applied and a signal output, at an output signal can be provided. A first inductance is arranged between the signal input pad and the signal output, and a second inductance is arranged between the signal output and the first terminal.Type: ApplicationFiled: August 9, 2005Publication date: March 6, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Christoph Kienmayer, Martin Streibl, Marc Tiebout
-
Publication number: 20070258552Abstract: A data receiver has a sampling unit connected to a data signal input and configured to sample a data signal amplitude and amplify the sampled data signal amplitude to a predetermined value, a sampling clock generator unit connected to the sampling unit and configured to predetermine a sampling clock for the sampling unit, an evaluation unit connected to the sampling unit and configured to determine the time duration required by the sampling unit for amplifying the sampled data signal amplitude to the predetermined value and evaluate the time duration determined, and a control unit connected to the evaluation unit and the sampling clock generator and configured to define the sampling clock on the basis of the evaluation of the time duration determined by the evaluation unit.Type: ApplicationFiled: April 30, 2007Publication date: November 8, 2007Inventors: Martin Streibl, Peter Gregorius, Thomas Rickes, Ralf Schledz
-
Patent number: 7279726Abstract: An ESD protection device for protecting a circuit against electrostatic discharges. The ESD protection device having a series circuit of N diodes, each diode comprising an anode and a cathode. The series circuit being connected between two supply potentials. The diodes being so arranged that a spatial distance between the anode of a first diode and the cathode of an Nth diode of the series circuit is less than a maximum distance between the anode or cathode of a first spatially outer diode of the series circuit and the anode or cathode of a second spatially outer diode of the series circuit.Type: GrantFiled: April 26, 2006Date of Patent: October 9, 2007Assignee: Infineon Technologies AGInventors: Kai Esmark, Ulrich Glaser, Martin Streibl
-
Publication number: 20070217268Abstract: A semiconductor memory chip includes: a reception interface section for receiving external data, command, and address signals in form of serial signal frames; an intermediate data buffer for intermediately storing write data and, optionally, write data mask bits to be written to a memory cell array; a memory core having a bank organized memory cell array; a decoder section for decoding an address derived from a signal frame received from the reception interface section for writing/reading data in/from one or more memory banks of the memory cell array in accordance with a write/read command within one or more received signal frames; and a frame decoder provided as an interface between the reception interface section and the memory core for decoding one or more commands included in one or more frames and outputting data addresses, command, and read/write access indication signals to the memory core and to the intermediate data buffer.Type: ApplicationFiled: May 22, 2007Publication date: September 20, 2007Applicant: INFINEON TECHNOLOGIES AGInventors: Paul Wallner, Martin Streibl, Manfred Menke, Yukio Fukuzo, Christian Sichert, Peter Gregorius