Patents by Inventor Matthew Nowak
Matthew Nowak has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20110050357Abstract: Methods and apparatuses for transformer signal coupling for flip-chip circuit assemblies are presented. A device for coupling dies in flip-chip circuit assembly may include a first die associated with a first fabrication process and a first inductor physically coupled to the first die, where the first inductor receives an RF input signal. The device may further include a second die associated with a second fabrication process, and a second inductor physically coupled to the second die, where the second inductor is positioned so the first inductor can inductively couple the RF signal in the second inductor. A method for providing an inductive coupling between dies may include fabricating a first inductor on a first die using a passive process, fabricating a second inductor on a second die using a semiconductor process, and assembling each die so the first and second inductor are configured as a transformer.Type: ApplicationFiled: August 26, 2009Publication date: March 3, 2011Applicant: QUALCOMM INCORPORATEDInventors: Jonghae Kim, Feng Wang, Matthew Nowak
-
Publication number: 20100295600Abstract: An apparatus includes a first die having a first bus, a second die having a second bus stacked on the first die, a plurality of through silicon vias connecting the first bus to the second bus, and first control logic for sending data to identified ones of the plurality of through silicon vias. Also, optionally, second control logic for determining a first set of the plurality of through silicon vias that are nonfunctional, wherein the second control logic is configured to send information to the first control logic identifying the first set of the plurality of through silicon vias or identifying a second set of through silicon vias that are functional. Also a method of sending signals through a plurality of through silicon vias.Type: ApplicationFiled: May 20, 2009Publication date: November 25, 2010Applicant: QUALCOMM INCORPORATEDInventors: Jonghae Kim, Feng Wang, Matthew Nowak
-
Patent number: 7829923Abstract: In a particular embodiment, a method of forming a magnetic tunnel junction (MTJ) device includes applying a dielectric layer to a surface, applying a metal layer to the dielectric layer, and adding a cap layer on the dielectric layer. The method also includes forming a magnetic tunnel junction (MTJ) stack such that an electrode of the MTJ stack is disposed on the metal layer and the cap layer contacts a side portion of the metal layer. An adjustable depth to via may connect a top electrode of the MTJ stack to a top metal.Type: GrantFiled: October 23, 2008Date of Patent: November 9, 2010Assignee: QUALCOMM IncorporatedInventors: Xia Li, Seung H. Kang, Xiaochun Zhu, Kangho Lee, Matthew Nowak
-
Publication number: 20100258887Abstract: Magnetic tunnel junctions (MTJs) and methods of forming same are disclosed. A pinned layer is disposed in the MTJ such that a free layer of the MTJ can couple to a drain of an access transistor when provided in a magnetic random access memory (MRAM) bitcell. This structure alters the write current flow direction to align the write current characteristics of the MTJ with write current supply capability of an MRAM bitcell employing the MTJ. As a result, more write current can be provided to switch the MTJ from a parallel (P) to anti-parallel (AP) state. An anti-ferromagnetic material (AFM) layer is provided on the pinned layer to fix pinned layer magnetization. To provide enough area for depositing the AFM layer to secure pinned layer magnetization, a pinned layer having a pinned layer surface area greater than a free layer surface area of the free layer is provided.Type: ApplicationFiled: April 14, 2009Publication date: October 14, 2010Applicant: QUALCOMM IncorporatedInventors: Xiaochun Zhu, Matthew Nowak, Xia Li, Seung H. Kang
-
Publication number: 20100225435Abstract: An integrated magnetic film enhanced inductor and a method of forming an integrated magnetic film enhanced inductor are disclosed. The integrated magnetic film enhanced inductor includes an inductor metal having a first portion and a second portion, a top metal or bottom metal coupled to the inductor metal, and an isolation film disposed one of in, on, and adjacent to at least one of the first portion and the second portion of the inductor metal. The isolation film includes a magnetic material, such as a magnetic film.Type: ApplicationFiled: March 4, 2009Publication date: September 9, 2010Applicant: QUALCOMM INCORPORATEDInventors: Xia Li, Matthew Nowak, Seung H. Kang, Brian Matthew Henderson
-
Publication number: 20100193905Abstract: A semiconductor die includes a semiconductive substrate layer with first and second sides, a metal layer adjacent the second side of the semiconductive substrate layer, one or more active devices in an active layer on the first side of the semiconductive substrate layer; and a passive device in the metal layer in electrical communication with the active layer. The passive device can electrically couple to the active layer with through silicon vias (TSVs).Type: ApplicationFiled: February 3, 2009Publication date: August 5, 2010Applicant: QUALCOMM INCORPORATEDInventors: Jonghae Kim, Shiqun Gu, Brian Matthew Henderson, Thomas R. Toms, Matthew Nowak
-
Publication number: 20100194431Abstract: Systems, circuits and methods for software programmable logic using Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) technology are disclosed. Magnetic tunnel junction (MTJ) storage elements can be formed into input planes and output planes. The input planes and output planes can be coupled together to form complex arrays that allow for the realization of logic functions.Type: ApplicationFiled: April 20, 2010Publication date: August 5, 2010Applicant: QUALCOMM INCORPORATEDInventors: Lew Chua-Eoan, Matthew Nowak, Seung H. Kang
-
Publication number: 20100191072Abstract: A hermetically sealed electronic closure device, or button, includes a self-renewing power source, a sensor for measuring a metric, a memory storing information, a data processing circuit for controlling operations of the device, and a transceiver for sending and receiving information. The device is a standard part of a clothing item that is inconspicuous to a wearer of the clothing item.Type: ApplicationFiled: January 23, 2009Publication date: July 29, 2010Applicant: QUALCOMM IncorporatedInventors: Barry Alan Matsumori, Kenneth Kaskoun, Matthew Nowak, Nicholas Yu
-
Publication number: 20100174661Abstract: A device wirelessly broadcasts branding information associated with a consumer product attached to the device. The branding information is sent to a receiver located remotely from the product.Type: ApplicationFiled: December 2, 2009Publication date: July 8, 2010Applicant: QUALCOMM INCORPORATEDInventors: Kenneth Kaskoun, Barry Matsumori, Nicholas Yu, Matthew Nowak
-
Patent number: 7728622Abstract: Systems, circuits and methods for software programmable logic using Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) technology are disclosed. Magnetic tunnel junction (MTJ) storage elements can be formed into input planes and output planes. The input planes and output planes can be coupled together to form complex arrays that allow for the realization of logic functions.Type: GrantFiled: March 26, 2008Date of Patent: June 1, 2010Assignee: QUALCOMM IncorporatedInventors: Lew Chua-Eoan, Matthew Nowak, Seung Kang
-
Publication number: 20100102404Abstract: In a particular embodiment, a method of forming a magnetic tunnel junction (MTJ) device includes applying a dielectric layer to a surface, applying a metal layer to the dielectric layer, and adding a cap layer on the dielectric layer. The method also includes forming a magnetic tunnel junction (MTJ) stack such that an electrode of the MTJ stack is disposed on the metal layer and the cap layer contacts a side portion of the metal layer. An adjustable depth to via may connect a top electrode of the MTJ stack to a top metal.Type: ApplicationFiled: October 23, 2008Publication date: April 29, 2010Applicant: QUALCOMM IncorporatedInventors: Xia Li, Seung H. Kang, Xiaochun Zhu, Kangho Lee, Matthew Nowak
-
Publication number: 20100059869Abstract: An electrostatic discharge (ESD) protection device is fabricated in a vertical space between active layers of stacked semiconductor dies thereby utilizing space that would otherwise be used only for communication purposes. The vertical surface area of the through silicon vias (TSVs) is used for absorbing large voltages resulting from ESD events. In one embodiment, an ESD diode is created in a vertical TSV between active layers of the semiconductor dies of a stacked device. This ESD diode can be shared by circuitry on both semiconductor dies of the stack thereby saving space and reducing die area required by ESD protection circuitry.Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Applicant: QUALCOMM IncorporatedInventors: Kenneth Kaskoun, Shiqun Gu, Matthew Nowak
-
Publication number: 20100057411Abstract: A computer program product estimates performance of a back end of line (BEOL) structure of a semiconductor integrated circuit (IC). Code executes on a computer to dynamically predict an electrical resistance of the BEOL structure based on input data specific to multiple layers of the BEOL structure. The BEOL structure can be a contact or a via. The layers of the contact/via include an inner filling material and an outer liner. The code accounts for a width scatter effect of the inner filling material, as well as a slope profile of the contact/via.Type: ApplicationFiled: June 26, 2009Publication date: March 4, 2010Applicant: Qualcomm, Inc.Inventors: Xia Li, Wei Zhao, David Bang, Yu Cao, Seung H. Kang, Matthew Nowak
-
Publication number: 20100045630Abstract: A micro-electro-mechanical systems (MEMS) pixel for display and touch position sensing includes a substrate and a capacitive element. The capacitive element includes one or more pixels having a first conductive platelet above the substrate, and a second conductive platelet above and spaced apart from the first conductive platelet, the two platelets forming the capacitive element. A connection to each platelet provides for applying a voltage, wherein the platelet separation changes according to the applied voltage. A transparent dielectric plate, spaced apart from and positioned opposite the substrate, covers the at least one pixel. A capacitance sensing circuit attached to the connection to each platelet of the pixel senses changes in capacitance not resulting from the applied voltage.Type: ApplicationFiled: August 19, 2008Publication date: February 25, 2010Applicant: QUALCOMM INCORPORATEDInventors: Shiqun Gu, Matthew Nowak
-
Publication number: 20100038801Abstract: A system and method prevent corrosive elements (or at least the oxidizing agent) from making contact with metal connections at the interface between two layers of a stacked IC device. When layers are positioned in proximity to each other, a cavity is formed at the boundary of the planar surfaces of the layers. This cavity is bounded by a peripheral seal between the layers. In one embodiment, a vacuum is created within the cavity thereby reducing the corrosive atmosphere within the cavity. In another embodiment, the cavity is filled with an inert gas, such as argon. Once the cavity has oxidizing elements reduced, the peripheral seal can be encapsulated to prevent seepage of contaminants into the cavity.Type: ApplicationFiled: August 15, 2008Publication date: February 18, 2010Applicant: QUALCOMM IncorporatedInventors: Shiqun Gu, Matthew Nowak
-
Publication number: 20090327983Abstract: A computer program product estimates performance of an interconnect structure of a semiconductor integrated circuit (IC). The program product includes code executing on a computer to calculate at least one electrical characteristic of the interconnect structure based on input data accounting for multiple layers of the interconnect structure. The electrical characteristics can be capacitance, resistance, and/or inductance. The capacitance may be based upon multiple components, including a fringe capacitance component, a terminal capacitance component, and a coupling capacitance component.Type: ApplicationFiled: May 29, 2009Publication date: December 31, 2009Applicant: QUALCOMM INCORPORATEDInventors: Xia Li, Wei Zhao, Yu Cao, Shiqun Gu, Seung H. Kang, Matthew Nowak
-
Publication number: 20090321909Abstract: Thermal conductivity in a stacked IC device can be improved by constructing one or more active temperature control devices within the stacked IC device. In one embodiment, the control devices are thermal electric (TE) devices, such as Peltier devices. The TE devices can then be selectively controlled to remove or add heat, as necessary, to maintain the stacked IC device within a defined temperature range. The active temperature control elements can be P-N junctions created in the stacked IC device and can serve to move the heat laterally and/or vertically, as desired.Type: ApplicationFiled: June 27, 2008Publication date: December 31, 2009Applicant: QUALCOMM INCORPORATEDInventors: Shiqun Gu, Matthew Nowak, Thomas R. Toms
-
Publication number: 20090309667Abstract: An apparatus including a ring oscillator and related methods are disclosed. The ring oscillator includes at least two ring loops. A first ring loop includes a plurality of series coupled delay cells. At least one additional ring loop includes a plurality of series coupled delay cells. The at least one additional ring loop is coupled to the first ring loop by one or more common delay cells shared between the first ring loop and the at least one additional ring loops.Type: ApplicationFiled: June 11, 2008Publication date: December 17, 2009Applicant: QUALCOMM IncorporatedInventors: Jonghae Kim, Lew G. Chua-Eoan, Matthew Nowak
-
Publication number: 20090273068Abstract: By filling an air gap between tiers of a stacked IC device with a thermally conductive material, heat generated at one or more locations within one of the tiers can be laterally displaced. The lateral displacement of the heat can be along the full length of the tier and the thermal material can be electrically insulating. Through silicon-vias (TSVs) can be constructed at certain locations to assist in heat dissipation away from thermally troubled locations.Type: ApplicationFiled: May 5, 2008Publication date: November 5, 2009Applicant: QUALCOMM INCORPORATEDInventors: Kenneth Kaskoun, Shiqun Gu, Matthew Nowak
-
Publication number: 20090261437Abstract: A method for forming a magnetic tunnel junction (MTJ) for magnetic random access memory (MRAM) using two masks includes depositing over an interlevel dielectric layer containing an exposed first interconnect metallization, a first electrode, a fixed magnetization layer, a tunneling barrier layer, a free magnetization layer and a second electrode. An MTJ structure including the tunnel barrier layer, free layer and second electrode is defined above the first interconnect metallization by a first mask. A first passivation layer encapsulates the MTJ structure, leaving the second electrode exposed. A third electrode is deposited in contact with the second electrode. A second mask is used to pattern a larger structure including the third electrode, the first passivation layer, the fixed magnetization layer and the first electrode. A second dielectric passivation layer covers the etched plurality of layers, the first interlevel dielectric layer and the first interconnect metallization.Type: ApplicationFiled: March 17, 2009Publication date: October 22, 2009Applicant: QUALCOMM INCORPORATEDInventors: Seung H. Kang, Xia Li, Shiqun Gu, Matthew Nowak