Patents by Inventor Ming-Yuan Huang
Ming-Yuan Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7648865Abstract: A method for manufacturing a pixel structure is provided. First, a gate and a gate insulating layer are sequentially formed on the substrate. A channel layer and a second metal layer are sequentially formed on the gate insulating layer. The second metal layer is patterned to form a source and a drain by using a patterned photoresist layer formed thereon, wherein the source and the drain are disposed on a portion of the channel layer. The gate, the channel, the source and the drain form a thin film transistor. A passivation layer is formed on the patterned photoresist layer, the gate insulating layer and the thin film transistor. Then, the patterned photoresist layer is removed, such that the passivation layer thereon is removed simultaneously to form a patterned passivation layer and the drain is exposed. A pixel electrode is formed on the patterned passivation layer and the drain.Type: GrantFiled: September 19, 2008Date of Patent: January 19, 2010Assignee: Au Optronics CorporationInventors: Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Kuo-Lung Fang, Chia-Chi Tsai
-
Publication number: 20090325331Abstract: A method for manufacturing a pixel structure is provided. First, a gate and a gate insulating layer are sequentially formed on the substrate. A channel layer and a second metal layer are sequentially formed on the gate insulating layer. The second metal layer is patterned to form a source and a drain by using a patterned photoresist layer formed thereon, wherein the source and the drain are disposed on a portion of the channel layer. The gate, the channel, the source and the drain form a thin film transistor. A passivation layer is formed on the patterned photoresist layer, the gate insulating layer and the thin film transistor. Then, the patterned photoresist layer is removed, such that the passivation layer thereon is removed simultaneously to form a patterned passivation layer and the drain is exposed. A pixel electrode is formed on the patterned passivation layer and the drain.Type: ApplicationFiled: September 19, 2008Publication date: December 31, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Kuo-Lung Fang, Chia-Chi Tsai
-
Patent number: 7638391Abstract: A method for fabricating a semiconductor memory device. A pair of neighboring trench capacitors is formed in a substrate. An insulating layer having a pair of connecting structures therein is formed on the substrate, in which the pair of connecting structures is electrically connected to the pair of neighboring trench capacitors. An active layer is formed on the insulating layer between the pair of connecting structures so as to cover the pair of connecting structures. A pair of gate structures is formed on the active layer to electrically connect to the pair of trench capacitors. A semiconductor memory device is also disclosed.Type: GrantFiled: December 5, 2007Date of Patent: December 29, 2009Assignee: Nanya Technology CorporationInventors: Chien-Li Cheng, Shian-Jyh Lin, Ming-Yuan Huang
-
Patent number: 7622381Abstract: The present invention provides a semiconductor structure and the forming method thereof. The structure includes a substrate having a plurality of stacks; a conformal layer on the substrate and a portion of sidewalls of the plurality of the stacks; and a plurality of plugs between the plurality of stacks. In addition, the present invention also provides a method of forming the semiconductor structure, comprising steps of providing a substrate; forming a plurality of stacks on the substrate; forming a conformal layer on the stacks and on the substrate; removing a portion of the conformal layer to expose a sidewall and a top surface of the plurality of stacks; and forming a plurality of plugs between the stacks.Type: GrantFiled: July 27, 2007Date of Patent: November 24, 2009Assignee: Nanya Technology Corp.Inventors: Jar-Ming Ho, Shian-Jyh Lin, Ming-Yuan Huang
-
Patent number: 7553737Abstract: A method of fabricating gate trench utilizing pad pullback technology is disclosed. A semiconductor substrate having thereon a pad oxide layer and pad layer is provided. Trench capacitors are formed in a memory array region of the semiconductor substrate. Each of the trench capacitors has a trench top oxide (TTO) that extrudes from a main surface of the semiconductor substrate. The pad layer is recessed from its top and covered with a polysilicon layer. Isolation trenches are formed in the substrate and then filled with photoresist. The TTO is then stripped. The pad layer that is not covered by the photoresist is pulled back to define the gate trench.Type: GrantFiled: February 12, 2007Date of Patent: June 30, 2009Assignee: Nanya Technology Corp.Inventors: Ming-Yuan Huang, Jar-Ming Ho
-
Patent number: 7547590Abstract: Disclosed is a method for manufacturing an array substrate utilizing a laser ablation process. With the laser ablation process, a photoresist layer is removed along with the transparent conductive layer therefrom, while maintaining other portions of the transparent conductive layer. Moreover, the laser ablation process of the invention does not need additional photo-mask, so the fabrication cost can be reduced.Type: GrantFiled: May 7, 2007Date of Patent: June 16, 2009Assignee: AU Optronics Corp.Inventors: Chih-Chun Yang, Chih-Hung Shih, Ming-Yuan Huang
-
Publication number: 20090148972Abstract: A method for fabricating a pixel structure includes following steps. First, a substrate is provided. Next, a first conductive layer is formed on the substrate. Next, a first shadow mask is disposed over the first conductive layer. Next, a laser is applied through the first shadow mask to irradiate the first conductive layer to form a gate. Next, a gate dielectric layer is formed on the substrate to cover the gate. After that, a channel layer, a source and a drain are simultaneously formed on the gate dielectric layer over the gate, wherein the gate, the channel layer, the source and the drain together form a thin film transistor. A patterned passivation layer is formed on the thin film transistor and the patterned passivation layer exposes a part of the drain. Furthermore, a pixel electrode electrically connecting to the drain is formed.Type: ApplicationFiled: April 18, 2008Publication date: June 11, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Kuo-Lung Fang, Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Shiun-Chang Jan, Chia-Chi Tsai
-
Publication number: 20090148987Abstract: A method for fabricating a pixel structure is disclosed. A substrate is provided. A first conductive layer is formed on the substrate, and a first shadow mask exposing a portion of the first conductive layer is disposed over the first conductive layer. Laser is used to irradiate the first conductive layer for removing the part of the first conductive layer and forming a gate. A gate dielectric layer is formed on the substrate to cover the gate. A channel layer is formed on the gate dielectric layer over the gate. A source and a drain are formed on the channel layer and respectively above both sides of the gate. A patterned passivation layer is formed to cover the channel layer and expose the drain. An electrode material layer is formed to cover the patterned passivation layer and the exposed drain.Type: ApplicationFiled: April 18, 2008Publication date: June 11, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Ta-Wen Liao, Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Chin-Yueh Liao, Chia-Chi Tsai
-
Publication number: 20090104722Abstract: A method for manufacturing a pixel structure includes providing a substrate having an active device thereon and forming a dielectric layer covering the active device. The dielectric layer has a contact hole disposed over the active device. Next, a first photoresist layer is formed on the dielectric layer over the active device, and a transparent conductive layer is formed to cover a portion of the dielectric layer and the first photoresist layer. The transparent conductive layer is electrically connected to the active device via the contact hole. Besides, the transparent conductive layer is irradiated with use of a laser beam, and a portion of the transparent conductive layer on the first photoresist layer is removed, such that the other portion of the transparent conductive layer on the portion of the dielectric layer forms a pixel electrode. The first patterned photoresist layer is then removed.Type: ApplicationFiled: December 22, 2008Publication date: April 23, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Hung Shih, Chih-Chun Yang, Ming-Yuan Huang
-
Publication number: 20090087954Abstract: A method for fabricating a pixel structure using a laser ablation process is provided. This fabrication method forms a gate, a channel layer, a source, a drain, a passivation layer, and a pixel electrode sequentially by using a laser ablation process. Particularly, the fabrication method is not similar to a photolithography and etching process, so as to reduce the complicated photolithography and etching processes, such as spin coating process, soft-bake, hard-bake, exposure, developing, etching, and stripping. Therefore, the fabrication method simplifies the process and thus reduces the fabrication cost.Type: ApplicationFiled: January 22, 2008Publication date: April 2, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Han-Tu Lin, Chih-Chun Yang, Ming-Yuan Huang, Chih-Hung Shih, Ta-Wen Liao, Chia-Chi Tsai
-
Publication number: 20090068777Abstract: A method for manufacturing a pixel structure is provided. First, a substrate with a gate formed thereon is provided. Next, a gate dielectric layer covering the gate is formed on the substrate. Then, a channel layer, a source and a drain are formed on the gate dielectric layer over the gate. The source and the drain are disposed on a portion of the channel layer. The gate, the channel layer, the source and the drain constitute a thin film transistor. Then, a passivation layer is formed on the gate dielectric layer and the thin film transistor. After that, a laser beam is utilized to irradiate the passivation layer via a first shadow mask so as to remove a portion of the passivation layer for exposing the drain. Then, a pixel electrode is formed on the gate dielectric layer and connected to the exposed drain.Type: ApplicationFiled: May 15, 2008Publication date: March 12, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Shiun-Chang Jan, Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Chia-Chi Tsai
-
Publication number: 20090053844Abstract: A method for fabricating a pixel structure is provided. A substrate having a gate thereon is provided. Next, a gate dielectric layer is formed to cover the gate. A channel layer is formed on the gate dielectric layer above the gate. A source and a drain are formed on the channel layer at two sides of the gate, wherein the gate, the channel layer, the source and the drain constitute a thin film transistor (TFT). A passivation layer is formed on the gate dielectric layer and the TFT. A first shadow mask exposing parts of the passivation layer is provided thereabove. The drain is exposed by a laser applied via the first shadow mask to partially remove the passivation layer. A conductive layer is formed to cover the passivation layer and the drain. The conductive layer is then automatically patterned by the patterned passivation layer to form a pixel electrode.Type: ApplicationFiled: March 18, 2008Publication date: February 26, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Ming-Yuan Huang, Chih-Chun Yang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Chin-Yueh Liao, Chia-Chi Tsai
-
Publication number: 20090053861Abstract: A method for fabricating a pixel structure is provided. A substrate is provided, and a gate is formed on the substrate. A gate dielectric layer covering the gate is formed on the substrate. A semiconductor layer is formed on the gate dielectric layer. A first shadow mask exposing parts of the semiconductor layer is provided above the semiconductor layer. A laser is irradiated on the semiconductor layer through the first shadow mask to remove parts of semiconductor layer and form a channel layer. A source and a drain are respectively formed on the channel layer at both sides of the gate. A patterned passivation layer which covers the channel layer and exposes the drain is formed. A conductive layer is formed to cover the patterned passivation layer and the drain. The conductive layer is automatically patterned by the patterned passivation layer to form a pixel electrode.Type: ApplicationFiled: March 2, 2008Publication date: February 26, 2009Applicant: AU OPTRONICS CORPORATIONInventors: Chin-Yueh Liao, Chih-Chun Yang, Ming-Yuan Huang, Han-Tu Lin, Chih-Hung Shih, Ta-Wen Liao, Chia-Chi Tsai
-
Publication number: 20090026516Abstract: A method for fabricating a semiconductor memory device. A pair of neighboring trench capacitors is formed in a substrate. An insulating layer having a pair of connecting structures therein is formed on the substrate, in which the pair of connecting structures is electrically connected to the pair of neighboring trench capacitors. An active layer is formed on the insulating layer between the pair of connecting structures so as to cover the pair of connecting structures. A pair of gate structures is formed on the active layer to electrically connect to the pair of trench capacitors. A semiconductor memory device is also disclosed.Type: ApplicationFiled: December 5, 2007Publication date: January 29, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Chien-Li CHENG, Shian-Jyh Lin, Ming-Yuan Huang
-
Publication number: 20090008692Abstract: A semiconductor device includes a semiconductor substrate. The semiconductor substrate has a memory array region and a peripheral circuit region; a first active region and a second active region in the peripheral circuit region; a recessed gate disposed on the memory array region, comprising a first gate dielectric layer on the semiconductor substrate, wherein the first gate dielectric layer has a first thickness; and a second gate dielectric layer on the peripheral circuit region, wherein the second gate dielectric layer on the first active layer has a second thickness, and the second gate dielectric layer on the second active layer has a third thickness.Type: ApplicationFiled: December 28, 2007Publication date: January 8, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventors: Shian-Jyh Lin, Yu-Pi Lee, Ming-Yuan Huang, Jar-Ming Ho, Shun-Fu Chen, Tse-Chuan Kuo
-
Publication number: 20080217779Abstract: The present invention provides a semiconductor structure and the forming method thereof. The structure includes a substrate having a plurality of stacks; a conformal layer on the substrate and a portion of sidewalls of the plurality of the stacks; and a plurality of plugs between the plurality of stacks. In addition, the present invention also provides a method of forming the semiconductor structure, comprising steps of providing a substrate; forming a plurality of stacks on the substrate; forming a conformal layer on the stacks and on the substrate; removing a portion of the conformal layer to expose a sidewall and a top surface of the plurality of stacks; and forming a plurality of plugs between the stacks.Type: ApplicationFiled: July 27, 2007Publication date: September 11, 2008Applicant: NANYA TECHNOLOGY CORP.Inventors: Jar-Ming Ho, Shian-Jyh Lin, Ming-Yuan Huang
-
Publication number: 20080213951Abstract: A method of fabricating a pixel structure including the following procedures is provided. First, a substrate having an active device thereon is provided. A patterned passivation layer is formed on the substrate and the active device, and the patterned passivation layer exposes a portion of the active device. Then, a conductive layer is formed over the patterned passivation layer, and the conductive layer is electrically connected to the active device. A mask exposing a portion of the conductive layer is provided above the conductive layer. A laser is used to irradiate the conductive layer via the mask to remove the portion of the conductive layer exposed by the mask. As a result, the remained portion of the conductive layer constitutes a pixel electrode, and the pixel electrode is electrically connected to the active device. The method simplifies the fabrication process of a pixel structure, and thus reduces the fabrication cost.Type: ApplicationFiled: December 11, 2007Publication date: September 4, 2008Applicant: Au Optronics CorporationInventors: Chih-Hung Shih, Ming-Yuan Huang, Chih-Chun Yang, Han-Tu Lin, Ta-Wen Liao, Kuo-Lung Fang, Chia-Chi Tsai
-
Publication number: 20080176346Abstract: A method for manufacturing a pixel structure includes providing a substrate having an active device thereon and forming a dielectric layer covering the active device. Then, an uneven first photoresist layer having an opening is formed over the active device. After an etching process is implemented to form a contact hole in the dielectric layer through said opening, a thickness of the first photoresist layer is reduced so as to expose a portion of the dielectric layer. A transparent conductive layer covering the exposed dielectric layer and the remained first photoresist layer is formed and electrically connected to the active device via the contact hole. Thereafter, the transparent conductive layer on the remained first photoresist layer is removed, while the transparent conductive layer on the exposed dielectric layer forms a pixel electrode. Then, the remained first photoresist layer is removed. With fewer photomasks, the method reduces the manufacturing costs.Type: ApplicationFiled: November 20, 2007Publication date: July 24, 2008Applicant: AU OPTRONICS CORPORATIONInventors: Chih-Hung Shih, Chih-Chun Yang, Ming-Yuan Huang
-
Patent number: 7358078Abstract: An auto microfluidic hybridization chip platform is disclosed to provide a hybrid reaction test system with the features of fast reactions, automatic operations, and a convenient platform. The platform includes a flow control system with a platform base, a microfluidic hybridization chip, a microfluidic hybridization chip support, a test agent support of the microfluidic hybridization chip; and a signal detection system. Using a microfluidic pipeline to connect various parts does not only realize automation and a small volume, but also increases the reaction speed.Type: GrantFiled: August 12, 2003Date of Patent: April 15, 2008Assignee: Dr. Chip Biotechnology IncorporationInventors: Chien-An Chen, Meng-Yu Chen, Ming-Yuan Huang
-
Publication number: 20080044953Abstract: Disclosed is a method for manufacturing an array substrate utilizing a laser ablation process. With the laser ablation process, a photoresist layer is removed along with the transparent conductive layer therefrom, while maintaining other portions of the transparent conductive layer. Moreover, the laser ablation process of the invention does not need additional photo-mask, so the fabrication cost can be reduced.Type: ApplicationFiled: May 7, 2007Publication date: February 21, 2008Applicant: AU OPTRONICS CORP.Inventors: Chih-Chun Yang, Chih-Hung Shih, Ming-Yuan Huang