Patents by Inventor Mohammad S. Mobin
Mohammad S. Mobin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7787515Abstract: A circuit for spread spectrum rate control uses a first interpolator to phase interpolate between a first signal and a second signal and generate a first output signal based on a first control signal. A second interpolator is utilized to phase interpolate between a third signal and a fourth signal and generate a second output signal based on a second control signal. A multiplexer is used to select, based on a select signal, the first output signal or the second output signal as a spread spectrum clock (SSCLK). A leap-frog interpolator control is used to generate, in synchronism with the SSCLK, the first control signal based on a first type of phase adjustment request, the second control signal based on a second type of phase adjustment request, and the select signal to switch the multiplexer between the first output signal and the second output signal after allowing for an interpolator settling time when changing the first control signal or the second control signal.Type: GrantFiled: February 14, 2006Date of Patent: August 31, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Vladimir Sindalovsky, William B. Wilson, Craig B. Ziemer
-
Patent number: 7765078Abstract: Methods and apparatus are provided for improved startup of a voltage controlled delay loop that has an injection clock and a return clock. A control signal is determined for a plurality of delay elements in a voltage controlled delay loop by obtaining a histogram count of a number of occurrences of at least one predefined logic value for a plurality of delay settings of the voltage controlled delay loop; determining a histogram count that approximately corresponds to an alignment of at least one edge in the injection and return clocks; and determining the control signal based on the determined histogram count that approximately corresponds to the alignment. The voltage controlled delay loop can be started using the determined control signal. The histogram count can be obtained for a plurality of PVT combinations and the control signal can then be determined for each PVT combination.Type: GrantFiled: December 31, 2007Date of Patent: July 27, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W Sheets, Lane A. Smith, Paul H. Tracy
-
Publication number: 20100176856Abstract: Disclosed is a circuit that adjusts a characteristic of a signal transmitted from a transmitter to a receiver over a communication channel (e.g., a wire, a backplane, etc.). The circuit includes a latch that receives the signal at a predetermined point in the circuit and samples a voltage of the signal many times after a threshold voltage is applied to the latch. The circuit also includes a processor that determines the characteristic of the signal when the sampled voltages indicate a transition point and that adjusts the threshold voltage when the sampled voltages do not indicate a transition point. The processor adjusts the characteristic of the signal by adjusting at least one of a current and a voltage of the transmitter when the characteristic of the signal is outside a predetermined range.Type: ApplicationFiled: March 24, 2010Publication date: July 15, 2010Applicant: AGERE SYSTEMS INC.Inventors: Kouros Azimi, Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith
-
Methods and apparatus for digital compensation of clock errors for a clock and data recovery circuit
Patent number: 7756235Abstract: Methods and apparatus are provided for digital compensation of clock timing errors in a VCDL. Clock timing errors in a clock and data recovery system having a voltage controlled delay loop comprised of a plurality of delay elements are compensated for by evaluating a phase of data recovered from an input signal; generating one or more uncompensated clock phase adjustment values based on the phase evaluation; generating one or more compensation terms that compensate for a non-ideal delay for one or more of the delay elements; and determining an adjustment to one or more clock phases produced by the voltage controlled delay loop based on the uncompensated clock phase adjustment values and the one or more compensation terms. The one or more compensation terms can be subtracted from the uncompensated clock phase adjustment values to generate the adjustment to the one or more clock phases.Type: GrantFiled: September 29, 2006Date of Patent: July 13, 2010Assignee: Agere Systems Inc.Inventors: Pervez M. Aziz, Mohammad S. Mobin, Gregory W. Sheets -
Patent number: 7738605Abstract: Methods and apparatus are provided for adjusting receiver gain based on received signal envelope detection. The gain of a received signal is adjusted by obtaining a plurality of samples of the received signal for a given unit interval; determining an amplitude of the received signal based on the samples; and adjusting a receiver gain based on the determined amplitude. The received signal can be sampled, for example, using a plurality of latches. The value of the received signal can then be estimated by evaluating one or more of the latch values. Once the amplitude of the received signal is determined, one or more latches can be positioned at a desired target amplitude and the receiver gain can be adjusted until the amplitude of the received signal is within a desired tolerance of the specified target value.Type: GrantFiled: December 23, 2005Date of Patent: June 15, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith
-
Publication number: 20100128828Abstract: Methods and apparatus are provided for adapting one or more equalization parameters in a communications system by reducing group delay spread. According to one aspect of the invention, one or more equalization parameters in a communications system are adapted by detecting one or more predefined run length patterns in a received signal, such as a plurality of consecutive same-valued bits; evaluating a transition latch value for each of the detected predefined run length patterns, wherein the transition latch value provides an indication of whether the received signal is under-equalized or over-equalized; and adjusting the one or more equalization parameters of the communications system based on the evaluation of the transition latch value. The adjusted equalization parameters may be employed to equalize intersymbol interference. A data eye monitor can be employed to evaluate the transition latch value.Type: ApplicationFiled: November 25, 2008Publication date: May 27, 2010Inventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith
-
Publication number: 20100125672Abstract: A communication system that enables a specified end-user device to obtain a media file corresponding to a delayed-play entry of a content-definition table prior to the scheduled play time. To deliver the media file to the end user, a service provider requests and receives the corresponding content from a content provider, generates the media file based on the received content, and temporarily stores the media file in a storage unit associated with the service provider. The service provider then breaks the media file into a plurality of data frames and transmits them to the end-user device during an appropriate delivery-opportunity window for storage in local storage unit (e.g., a hard drive) associated with the end-user device. At the play time, the service provider transmits to the end-user device a media-activation packet to initiate rendering thereat a copy of the media file assembled from the data frames stored in the local storage unit.Type: ApplicationFiled: November 18, 2008Publication date: May 20, 2010Applicant: AGERE SYSTEMS INC.Inventors: Dil Afroz Mobin, Mohammad S. Mobin, Gregory W. Sheets
-
Patent number: 7711043Abstract: Methods and apparatus are provided for determining the threshold position of one or more latches employed for decision-feedback equalization. A threshold position of a latch employed by a decision-feedback equalizer is determined by constraining input data such that the input data only contains transitions from a first binary value; obtaining a plurality of samples of a single-sided data eye associated with the constrained input data; and determining a threshold position of the latch based on the samples. The constrained input data can comprise (i) transitions from a binary value of 1 to a binary value of 0 or 1; or (ii) transitions from a binary value of 0 to a binary value of 0 or 1. The size of the single-sided data eye can be obtained by analyzing a histogram associated with the single-sided data eye to identify a region having a constant hit count.Type: GrantFiled: September 29, 2006Date of Patent: May 4, 2010Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gary E. Schiessler, Gregory W. Sheets, Vladimir Sindalovsky, Lane A. Smith
-
Patent number: 7696800Abstract: Disclosed is a circuit that adjusts a characteristic of a signal transmitted from a transmitter to a receiver over a communication channel (e.g., a wire, a backplane, etc.). The circuit includes a latch that receives the signal at a predetermined point in the circuit and samples a voltage of the signal many times after a threshold voltage is applied to the latch. The circuit also includes a processor that determines the characteristic of the signal when the sampled voltages indicate a transition point and that adjusts the threshold voltage when the sampled voltages do not indicate a transition point. The processor adjusts the characteristic of the signal by adjusting at least one of a current and a voltage of the transmitter when the characteristic of the signal is outside a predetermined range.Type: GrantFiled: February 5, 2008Date of Patent: April 13, 2010Assignee: Agere Systems Inc.Inventors: Kouros Azimi, Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith
-
Patent number: 7693088Abstract: Methods and apparatus are provided for data rate detection using a data eye monitor. The data rate is one of a plurality of data rates comprising a base rate and one or more divide-by-N multiples of the base rate, where N is an integer. The data rate of a received signal is detected by sampling the received signal; comparing the samples for a plurality of full rate data eyes associated with the received signal to determine if there is a mismatch between at least two predefined samples; and detecting the data rate by evaluating the comparison based on predefined criteria. The comparison can be performed by an exclusive or (XOR) logic gate for samples of at least two adjacent data eyes of a given rate.Type: GrantFiled: March 14, 2007Date of Patent: April 6, 2010Assignee: Agere Systems Inc.Inventors: Dwight D. Daugherty, Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy
-
Publication number: 20100054383Abstract: Methods and apparatus are provided for a clock phase generator for CDR data sampling that generates early and/or late sampling clocks, relative to ideal transition and sample points. An early sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the transition clock signals to generate one or more early clock signals. A late sampling clock is generated by generating a plurality of transition and data sampling clock signals having a substantially uniform phase separation; and delaying at least one of the data sampling clock signals to generate one or more late clock signals. The early clock signals can be employed, for example, in a threshold-based decision feedback equalizer. The late clock signals can be employed, for example, in a classical decision feedback equalizer.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Inventors: Mohammad S. Mobin, Kenneth W. Paist, Lane A. Smith, Paul H. Tracy, William B. Wilson
-
Patent number: 7649933Abstract: Methods and apparatus are provided for determining a position of an offset latch employed for decision-feedback equalization. The position of an offset latch is determined by obtaining a plurality of samples of a data eye associated with a signal, the data eye comprised of a plurality of trajectories for transitions out of a given binary state; determining an amplitude of at least two of the trajectories based on the samples; and determining a position of an offset latch based on the determined amplitudes. The initial position of the offset latch can be placed, for example, approximately in the middle of the determined amplitudes for at least two of the trajectories. The initial position of the offset latch can be optionally skewed by a predefined amount to improve the noise margin.Type: GrantFiled: April 28, 2006Date of Patent: January 19, 2010Assignee: Agere Systems Inc.Inventors: Christopher J. Abel, Mohammad S. Mobin, Gregory W. Sheets, Vladimir Sindalovsky, Lane A. Smith
-
Patent number: 7606302Abstract: Methods and apparatus are provided for determining the threshold position of one or more latches employed for decision-feedback equalization in the presence of a non-linear channel. A latch employed by a decision-feedback equalizer is positioned by constraining input data such that the input data only contains transitions from a first binary value; obtaining a plurality of samples of a single-sided data eye associated with the constrained input data; determining a threshold position of the latch based on the samples; and transforming the determined position to address the non-linearity of the channel. For example, a non-linear mapping table can map measured threshold values to transformed threshold values based on distance.Type: GrantFiled: September 29, 2006Date of Patent: October 20, 2009Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy
-
Patent number: 7587640Abstract: Methods and apparatus are provided for monitoring and compensating for skew on a high speed parallel bus. Delay skew for a plurality of signals on a parallel bus is monitored by obtaining a plurality of samples of the plurality of signals for each unit interval; and identifying a location of transitions in the plurality of signals based on the samples. The samples can be obtained, for example, by sampling the plurality of signals using a plurality of latches and estimating a value of one or more of the plurality of signals by comparing values of the latches. A microprocessor can optionally be employed to determine a relative distribution of transitions in the plurality of signals and to align transitions in the plurality of signals to a common position. The transitions in the plurality of signals can be aligned to a common position by adjusting a delay control setting for a buffer associated with each of the plurality of signals.Type: GrantFiled: September 27, 2005Date of Patent: September 8, 2009Assignee: Agere Systems Inc.Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith
-
Publication number: 20090219978Abstract: Methods and apparatus are provided for adaptive link partner transmitter equalization. According to one aspect of the invention, a local transceiver adapts one ox more equalization parameters of a link partner by receiving a training frame over a channel between the link partner and the local transceiver, wherein the training frame is comprised of a predefined training pattern; adjusting one or more of the equalization parameters of the link partner; and determining whether the equalization of the channel satisfies one or more predefined criteria based on whether the predefined training pattern is properly received by the local transceiver The predefined training pattern can be a pseudo random pattern, such as a PN11 pattern. Noise margins and jitters margins for the channel can optionally be improved.Type: ApplicationFiled: February 29, 2008Publication date: September 3, 2009Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy
-
Patent number: 7570708Abstract: The present invention is used to automatically calibrate a SERDES device by utilizing information provided in the eye diagram of the received signal. In particular, the invention mitigates the components of determininistic jitter, such as ISI and frequency distortion. To achieve this goal, the invention enables the receive side of the SERDES to evaluate the quality of the eye received using a cost function. The invention calculates the cost function associated with the received data and then uses this information to effect an auto calibration of the SERDES device.Type: GrantFiled: January 31, 2005Date of Patent: August 4, 2009Assignee: Agere Systems Inc.Inventors: Donald Laturell, Gregory Sheets, Lane Smith, Mohammad S. Mobin
-
Publication number: 20090168862Abstract: Methods and apparatus are provided for detecting and decoding adaptive equalization training frames (having a frame marker comprised of a string of binary ones and binary zeroes). Training frames are detected by shifting the received data; inserting at least one binary value at one end of the shifted received data to generate a modified version of the received data; applying a logic function to the received data and the modified version of the received data that identifies when corresponding bit positions have different values; and detecting the frame marker when an output of the logic function has a first binary value in an approximate middle of a string of a second binary value. The training frames are decoded using a distance between the approximate center of the frame maker and a predefined binary value in an output of the logic function.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Yasser Ahmed, Xingdong Dai, Mohammad S. Mobin, Lane A. Smith
-
Publication number: 20090167379Abstract: Methods and apparatus are provided fox improved startup of a voltage controlled delay loop that has an injection clock and a return clock. A control signal is determined for a plurality of delay elements in a voltage controlled delay loop by obtaining a histogram count of a number of occurrences of at least one predefined logic value for a plurality of delay settings of the voltage controlled delay loop; determining a histogram count that approximately corresponds to an alignment of at least one edge in the injection and return clocks; and determining the control signal based on the determined histogram count that approximately corresponds to the alignment. The control signal can be, for example, a delay control current or a delay control voltage. The voltage controlled delay loop can be started using the determined control signal. The histogram count can be obtained for a plurality of PVT combinations and the control signal can then be determined for each PVT combination.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy
-
Publication number: 20090168936Abstract: Methods and apparatus are provided for detecting a loss of lock condition in a clock and data recovery system. A loss of lock condition is detected in a clock and data recovery system that generates a recovered clock signal from a received signal by sampling the received signal for a plurality of different phases using one or more latches clocked by the recovered clock; evaluating the samples to monitor a data eye associated with the received signal; and detecting the loss of lock condition if the data eye does not satisfy one or more predefined conditions. Generally, the predefined conditions identify a loss of the data eye (e.g, when the data eye cannot be substantially detected), for example, based on a degree of opening of the data eye. The clock and data recovery system can optionally be restarted if the loss of lock condition is detected.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy
-
Publication number: 20090168940Abstract: Methods and apparatus are provided for improving the jitter tolerance in an SFP limit amplified signal. Jitter tolerance is improved in a communications receiver by applying a received signal to an SFP limiting amplifier; and applying an output of the SFP limiting amplifier to a low pass filter to improve the jitter tolerance. The low pass filter optionally applies a programmable amount of attenuation to high frequency components of the output. The low pass filter slew rate controls (i.e., rotates) a data eye representation of the received signal to increase the data eye representation along a time axis. The noise margin of the received signal can optionally be improved by applying an output of the low pass filter to an all pass filter. A slew rate controller can evaluate the data eye statistics to determine a setting for the low pass filter.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Pervez M. Aziz, Adam B. Healey, Mohammad S. Mobin, Gary E. Schiessler, Gregory W. Sheets, Lane A. Smith, Paul H. Tracy, Geoffrey Zhang