Patents by Inventor Mounir Meghelli
Mounir Meghelli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170186739Abstract: Package structures and methods are provided to integrate optoelectronic and CMOS devices using SOI semiconductor substrates for photonics applications. For example, a package structure includes an integrated circuit (IC) chip, and an optoelectronics device and interposer mounted to the IC chip. The IC chip includes a SOI substrate having a buried oxide layer, an active silicon layer disposed adjacent to the buried oxide layer, and a BEOL structure formed over the active silicon layer. An optical waveguide structure is patterned from the active silicon layer of the IC chip. The optoelectronics device is mounted on the buried oxide layer in alignment with a portion of the optical waveguide structure to enable direct or adiabatic coupling between the optoelectronics device and the optical waveguide structure. The interposer is bonded to the BEOL structure, and includes at least one substrate having conductive vias and wiring to provide electrical connections to the BEOL structure.Type: ApplicationFiled: March 13, 2017Publication date: June 29, 2017Inventors: Russell A. Budd, Mounir Meghelli, Jason Scott Orcutt, Jean-Olivier Plouchart
-
Publication number: 20170047312Abstract: Package structures and methods are provided to integrate optoelectronic and CMOS devices using SOI semiconductor substrates for photonics applications. For example, a package structure includes an integrated circuit (IC) chip, and an optoelectronics device and interposer mounted to the IC chip. The IC chip includes a SOI substrate having a buried oxide layer, an active silicon layer disposed adjacent to the buried oxide layer, and a BEOL structure formed over the active silicon layer. An optical waveguide structure is patterned from the active silicon layer of the IC chip. The optoelectronics device is mounted on the buried oxide layer in alignment with a portion of the optical waveguide structure to enable direct or adiabatic coupling between the optoelectronics device and the optical waveguide structure. The interposer is bonded to the BEOL structure, and includes at least one substrate having conductive vias and wiring to provide electrical connections to the BEOL structure.Type: ApplicationFiled: August 13, 2015Publication date: February 16, 2017Inventors: Russell A. Budd, Mounir Meghelli, Jason Scott Orcutt, Jean-Olivier Plouchart
-
Patent number: 9369263Abstract: Method and apparatus to calibrate sampling phases of a multi-phase sampling system. The method includes on-chip generating a pristine phase reference pattern signal for use in generating at least one reference output signal from a data path; sampling, responsive to a clock signal, the at least one reference output signal to obtain samples; and modifying a phase of the clock signal to align the obtained samples to pattern edges of at least one reference output signal. Both symmetric and asymmetric duty cycle distortion are removed from the pristine phase reference pattern signal input to the data path. The effects of asymmetric distortion in the data path output signal upon the phase calibration are cancelled by periodically inverting the at least one reference output signal.Type: GrantFiled: June 30, 2015Date of Patent: June 14, 2016Assignee: International Business Machines CorporationInventors: Matthew B. Baecher, John F. Bulzacchelli, John F. Ewen, Gautam Gangasani, Mounir Meghelli, I, Matthew J. Paschal, Trushil N. Shah
-
Patent number: 8126045Abstract: A decision feedback equalizer (DFE) and method include summer circuits configured to add a dynamic feedback tap to a received input to provide a sum and to add a speculative static tap to the sum. Sense amplifiers are configured to receive outputs of the summer circuits and evaluate the outputs of the summer circuits in accordance with a clock signal. A passgate multiplexer is configured to receive outputs from sense amplifiers wherein the multiplexers is clock-gated for isolation of subsequent ciruitry from the outputs of the sense amplifiers during a precharged period. A gating circuit is configured to perform gating of a selected signal output from a second circuit portion with a clock signal and to enable the isolation of the subsequent circuitry by the multiplexer during the precharge period.Type: GrantFiled: August 29, 2008Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventors: John Francis Bulzacchelli, Gautam Gangasani, Mounir Meghelli, Sergey V. Rylov, Michael A. Sorna, Steven J. Zier
-
Patent number: 7983368Abstract: A sampling clock signal controller for receivers of digital data is disclosed. Specific bit patterns of a data waveform can be identified, and stored time samples of the waveform that correspond to the specific bit patterns can be analyzed to improve the timing of a sampling clock signal. These “time-amplitude” samples on known bit patterns can be utilized to determine if a sample on the data waveform should be taken before the center of the eye pattern, at the center of the eye pattern, or after the center of the eye pattern and by what time change. Accordingly, a single low power clock can be utilized to adjust the timing of the sample clock such that improved communication scan be achieved. Such a single clock system has reduced power requirements and increased accuracy.Type: GrantFiled: December 11, 2006Date of Patent: July 19, 2011Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl
-
Patent number: 7961778Abstract: In the context of high-speed serial links, data-dependent jitter compensation techniques performed using phase pre-distortion. Broadly contemplated is an expansion of the notion of pre-emphasis beyond conventional amplitude compensation of ISI, whereby phase pre-emphasis for compensating data-dependent jitter (DDJ) is introduced. DDJ can be addressed by exploiting the relationship between the data sequence and the timing deviation. Phase pre-emphasis improves the signal integrity with little additional power consumption in the transmitter and with no cross-talk penalty.Type: GrantFiled: July 22, 2008Date of Patent: June 14, 2011Assignee: International Business Machines CorporationInventors: James F. Buckwalter, Daniel J. Friedman, Mounir Meghelli
-
Patent number: 7945805Abstract: A design structure for a high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.Type: GrantFiled: October 31, 2007Date of Patent: May 17, 2011Assignee: International Business Machines CorporationInventors: Steven John Baumgartner, Anthony Richard Bonaccio, Timothy Clyde Buchholtz, Daniel Mark Dreps, Charles Porter Geer, Mounir Meghelli, Sergey Vladimirovich Rylov, David W. Siljenberg, Dana Marie Woeste
-
Patent number: 7916820Abstract: A dual mode clock and data recovery (CDR) system is disclosed. A fast locking, oversampling CDR acquisition module can begin the process to quickly create a data acquisition clock signal in start up data acquisition conditions. When at least some data can be extracted from the incoming data stream, the CDR system can indicate such stability and switch to accept control from a low power CDR maintenance module. The low power CDR maintenance module can then fine tune and maintain the timing of the data acquisition signal. If the quality of the data lock under CDR maintenance module control degrades to a sufficient degree, the high power CDR acquisition module can be re-enables and re-assert control from the low power module until such time as the lock quality is again sufficient for the low power module to be used.Type: GrantFiled: December 11, 2006Date of Patent: March 29, 2011Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl
-
Patent number: 7741919Abstract: A voltage controlled oscillator and a method of operating a voltage-controlled oscillator are disclosed. The oscillator comprises a current controlled oscillator having a variable frequency current output, a first control path for generating a first control current having a first adjustable gain, and a second control path for generating a second control current having a second adjustable gain. A summer is provided for adding the first and second control currents to obtain a summed control current, and for applying the summed control current as an input current to the current controlled oscillator. A control sub-circuit is used for controlling the gain of the first control current as a function of a defined voltage on the second control path to maintain constant the gain of the current output of the current controlled oscillator over a given operating range of the current controlled oscillator.Type: GrantFiled: May 2, 2008Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Glenn E. R. Cowan, Daniel J. Friedman, Mounir Meghelli
-
Patent number: 7721134Abstract: A method and system for determining the eye pattern margin parameters of a receiver system during diagnostic testing is presented. The circuitry in the receiver's front end comprises a series of latches, XOR gates and OR gates which first provide the data samples and edge samples, i.e., data sampled at the rising or falling edge of an (edge) clock characterized by a phase delay relative to the data sampling clock. The receiver also comprises optimization circuitry for the ideal alignment of the edge clock (edges) with the data edges. The method further provides for a phase shifting of the edge clock to the left and right from the ideal/locked position to screen the data eye pattern in order to compute the Bit Error Rate (BER) value. The position of the edge clock relative to the data sampling clock determines the horizontal eye opening for the computed BER.Type: GrantFiled: December 4, 2006Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: Hayden C. Cranford, Jr., Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl
-
Publication number: 20100054324Abstract: A decision feedback equalizer (DFE) and method include summer circuits configured to add a dynamic feedback tap to a received input to provide a sum and to add a speculative static tap to the sum. Sense amplifiers are configured to receive outputs of the summer circuits and evaluate the outputs of the summer circuits in accordance with a clock signal. A passgate multiplexer is configured to receive outputs from sense amplifiers wherein the multiplexer is clock-gated for isolation of subsequent circuitry from the outputs of the sense amplifiers during a precharge period. A gating circuit is configured to perform gating of a select signal output from a second circuit portion with a clock signal and to enable the isolation of the subsequent circuitry by the multiplexer during the precharge period.Type: ApplicationFiled: August 29, 2008Publication date: March 4, 2010Inventors: John Francis Bulzacchelli, Gautam Gangasani, Mounir Meghelli, Sergey V. Rylov, Michael A. Sorna, Steven J. Zier
-
Patent number: 7624297Abstract: A high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.Type: GrantFiled: December 13, 2006Date of Patent: November 24, 2009Assignee: International Business Machines CorporationInventors: Steven John Baumgartner, Anthony Richard Bonaccio, Timothy Clyde Buchholtz, Daniel Mark Dreps, Charles Porter Geer, Mounir Meghelli, Sergey Vladimirovich Rylov, David W. Siljenberg, Dana Marie Woeste
-
Publication number: 20090273405Abstract: A voltage controlled oscillator and a method of operating a voltage-controlled oscillator are disclosed. The oscillator comprises a current controlled oscillator having a variable frequency current output, a first control path for generating a first control current having a first adjustable gain, and a second control path for generating a second control current having a second adjustable gain. A summer is provided for adding the first and second control currents to obtain a summed control current, and for applying the summed control current as an input current to the current controlled oscillator. A control sub-circuit is used for controlling the gain of the first control current as a function of a defined voltage on the second control path to maintain constant the gain of the current output of the current controlled oscillator over a given operating range of the current controlled oscillator.Type: ApplicationFiled: May 2, 2008Publication date: November 5, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Glenn E. R. Cowan, Daniel J. Friedman, Mounir Meghelli
-
Patent number: 7602869Abstract: Clock synchronization and data recovery techniques are disclosed. For example, a technique for synchronizing a clock for use in recovering received data comprises the following steps/operations. A first clock (e.g., a data clock) is set for a first sampling cycle to a first phase position within a given unit interval in the received data. A second clock (e.g., a sweep clock) is swept through other phase positions with respect to the first phase position such that a transition from the given unit interval to another unit interval in the received data is determined. A sampling point is determined based on measurements at the phase positions associated with the second clock. The second clock is set to the phase position corresponding to the sampling point such that data may be recovered at that sampling point.Type: GrantFiled: July 29, 2005Date of Patent: October 13, 2009Assignee: International Business Machines CorporationInventors: Azita Emami-Neyestanak, Mounir Meghelli, Benjamin D. Parker, Sergey V. Rylov, Alexander V. Rylyakov, Jose A. Tierno
-
Patent number: 7538652Abstract: Techniques are disclosed for fabricating tunable electrical components in integrated circuits. For example, a method of tuning a value of an electrical component, such as a planar inductor, includes the steps of placing a conductive layer in proximity of the electrical component, and adjusting an amount of material that constitutes the conductive layer such that the value of the electrical component is tuned to a particular value. The adjustment step may be performed so as to select a frequency band with which the inductor is associated or to correct a manufacturing deviation in a frequency with which the inductor is associated.Type: GrantFiled: August 29, 2006Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: Keith A. Jenkins, Mounir Meghelli
-
Publication number: 20080298530Abstract: In the context of high-speed serial links, data-dependent jitter compensation techniques performed using phase pre-distortion. Broadly contemplated is an expansion of the notion of pre-emphasis beyond conventional amplitude compensation of ISI, whereby phase pre-emphasis for compensating data-dependent jitter (DDJ) is introduced. DDJ can be addressed by exploiting the relationship between the data sequence and the timing deviation. Phase pre-emphasis improves the signal integrity with little additional power consumption in the transmitter and with no cross-talk penalty.Type: ApplicationFiled: July 22, 2008Publication date: December 4, 2008Applicant: International Business Machines CorporationInventors: James F. Buckwalter, Daniel J. Friedman, Mounir Meghelli
-
Publication number: 20080147952Abstract: A high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.Type: ApplicationFiled: December 13, 2006Publication date: June 19, 2008Inventors: Steven John Baumgartner, Anthony Richard Bonaccio, Timothy Clyde Buchholtz, Daniel Mark Dreps, Charles Porter Geer, Mounir Meghelli, Sergey Vladimirovich Rylov, David W. Siljenberg, Dana Marie Woeste
-
Publication number: 20080148088Abstract: A design structure for a high speed computer processor system includes a high speed interface for a graphics processor. In a preferred embodiment, the high speed interface includes a front side bus (FSB) that interfaces to a similar high speed interface on the graphics processor.Type: ApplicationFiled: October 31, 2007Publication date: June 19, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Steven John Baumgartner, Anthony Richard Bonaccio, Timothy Clyde Buchholtz, Daniel Mark Dreps, Charles Porter Geer, Mounir Meghelli, Sergey Vladimirovich Rylov, David W. Siljenberg, Dana Marie Woeste
-
Publication number: 20080137790Abstract: A dual mode clock and data recovery (CDR) system is disclosed. A fast locking, oversampling CDR acquisition module can begin the process to quickly create a data acquisition clock signal in start up data acquisition conditions. When at least some data can be extracted from the incoming data stream, the DRR system can indicate such stability and switch to accept control from a low power CDR maintenance module. The low power CDR maintenance module can then fine tune and maintain the timing of the data acquisition signal. If the quality of the data lock under CDR maintenance module control degrades to a sufficient degree, the high power CDR acquisition module can be re-enables and re-assert control from the low power module until such time as the lock quality is again sufficient for the low power module to be used.Type: ApplicationFiled: December 11, 2006Publication date: June 12, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hayden C. Cranford, Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl
-
Publication number: 20080137789Abstract: A sampling clock signal controller for receivers of digital data is disclosed. Specific bit patterns of a data waveform can be identified, and stored time samples of the waveform that correspond to the specific bit patterns can be analyzed to improve the timing of a sampling clock signal. These “time-amplitude” samples on known bit patterns can be utilized to determine if a sample on the data waveform should be taken before the center of the eye pattern, at the center of the eye pattern, or after the center of the eye pattern and by what time change. Accordingly, a single low power clock can be utilized to adjust the timing of the sample clock such that improved communication scan be achieved. Such a single clock system has reduced power requirements and increased accuracy.Type: ApplicationFiled: December 11, 2006Publication date: June 12, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Hayden C. Cranford, Daniel J. Friedman, Mounir Meghelli, Thomas H. Toifl