Patents by Inventor Navneet Gupta
Navneet Gupta has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190080761Abstract: A CAM memory cell including: a latch including N first TFETs serially connected one to the other between two supply electric potentials such that each source and drain of each first TFETs is connected either to one supply electric potentials or to the source or drain of another first TFETs, and wherein one electric potentials is applied on the gate of each first TFETs which are in reverse bias VDS and forward bias VGS, with N?2; an output block connected to N?1 storage nodes formed at connection points between the first TFETs, and configured to read a data stored in the storage nodes and/or to output a value representative of a matching or mismatching between a search data and the stored data; a write block configured to apply a data to be stored in the storage nodes.Type: ApplicationFiled: March 13, 2017Publication date: March 14, 2019Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Adam MAKOSIEJ, Amara AMARA, Costin ANGHEL, Navneet GUPTA
-
Patent number: 10110203Abstract: Tri-state inverter includes a n-TFET and a p-TFET, the drain of the n-TFET being connected to the drain of the p-TFET and to an output of the tri-state inverter, the gates of the n-TFET and p-TFET being connected to an input of the tri-state inverter, and a control circuit able to apply a first control voltage on the source of the n-TFET and a second control voltage on the source of the p-TFET, the values of the first and second control voltages being positive or zero, wherein, when the tri-state inverter is intended to work as an inverter, the value of the first control voltage is lower than the value of the second control voltage, and when the tri-state inverter is intended to be tri-stated, the value of the first control voltage is higher than the value of the second control voltage.Type: GrantFiled: March 9, 2017Date of Patent: October 23, 2018Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Navneet Gupta, Adam Makosiej, Costin Anghel, Amara Amara
-
Publication number: 20180268890Abstract: Memory latch comprising: a TFET; a capacitor; a storage node formed by the connection of a first terminal of the capacitor to a first electrode of the TFET; a control circuit configured to supply a first electric potential on a second terminal of the capacitor, a second electric potential on the gate of the TFET and a third electric potential on a second electrode of the TFET, such that: when the stored potential is low, the TFET is reverse biased with a conduction current obtained by band-to-band tunneling with a value higher than a capacitor leakage current; when the stored potential is high, the TFET is reverse biased with an OFF state current value less than the capacitor leakage current.Type: ApplicationFiled: March 9, 2018Publication date: September 20, 2018Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Navneet Gupta, Amara Amara, Costin Anghel, Adam Makosiej
-
Patent number: 10079056Abstract: A SRAM memory bit cell is provided that includes a n-TFET and a p-TFET; a storage node formed by the connection of a first electrode of the n-TFET to a first electrode of the p-TFET (drains or sources); and a control circuit able to apply supply voltages on second electrodes of the n-TFET and p-TFET (sources or drains). The control circuit is configured to provide, during a retention mode, supply and bias voltages reverse biasing the n-TFET and p-TFET in a state wherein a conduction current is obtained by band-to-band tunneling in the n-TFET and p TFET. The control circuit is further configured to provide, during a writing of a bit, supply and bias voltages forward biasing the n-TFET and p-TFET and such that one of the n-TFET and p-TFET is in OFF state and that the other of the n-TFET and p-TFET is in ON state.Type: GrantFiled: March 8, 2017Date of Patent: September 18, 2018Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Navneet Gupta, Adam Makosiej, Costin Anghel, Amara Amara
-
Publication number: 20180012222Abstract: An embodiment of the invention may include a method, computer program product and system for transaction authentication. The embodiment may include receiving, by a mobile device from a network server via a wireless access point using a medium-range wireless communication protocol, an indication corresponding to a transaction to execute. The embodiment may include displaying a graphical interface element having an indication of approval to initiate the transaction to execute from a user based on receiving the indication. The embodiment may include authorizing the transaction to execute for a period of time based on receiving the indication of approval to initiate the transaction to execute. The embodiment may include detecting within the period of time, from a point of sale device using a short-range wireless communication protocol, a mobile payment method associated with the transaction to execute. The embodiment may include initiating the transaction based on detecting the mobile payment method.Type: ApplicationFiled: July 11, 2016Publication date: January 11, 2018Inventors: Shawn L. Berger, Navneet Gupta, Rick A. Hamilton, II, Shawn P. Mullen, Nithya A. Renganathan, Karen M. Siles
-
Patent number: 9860066Abstract: Embodiments of the present invention utilize a data hash and an associated geotag for authentication of geolocation policies for data object storage in a cloud system. The geotag may be an alphanumeric identifier such as a city name, postal (ZIP) code, and/or latitude-longitude pair. Embodiments include a post-authenticate process, in which, after a data object is retrieved from a BMS, the geographic location of the source is confirmed to ensure the location policies have not been violated. Additionally, embodiments include a pre-authenticate process, in which, prior to storing a data object in a BMS, the geographic location of the BMS that is to receive the data object is confirmed to ensure the location policies will not be violated. Embodiments may use pre-authenticate, post-authenticate, or both pre-authenticate and post-authenticate, in order to implement and verify the location policies.Type: GrantFiled: November 12, 2015Date of Patent: January 2, 2018Assignee: International Business Machines CorporationInventors: Shawn L. Berger, Navneet Gupta, Rick A. Hamilton, II, Shawn P. Mullen, Nithya A. Renganathan, Karen M. Siles
-
Publication number: 20170264275Abstract: Tri-state inverter comprising: a n-TFET and a p-TFET, the drain of the n-TFET being connected to the drain of the p-TFET and to an output of the tri-state inverter, the gates of the n-TFET and p-TFET being connected to an input of the tri-state inverter; a control circuit able to apply a first control voltage on the source of the n-TFET and a second control voltage on the source of the p-TFET, the values of the first and second control voltages being positive or zero; and wherein, when the tri-state inverter is intended to work as an inverter, the value of the first control voltage is lower than the value of the second control voltage, and when the tri-state inverter is intended to be tri-stated, the value of the first control voltage is higher than the value of the second control voltage.Type: ApplicationFiled: March 9, 2017Publication date: September 14, 2017Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Navneet GUPTA, Adam MAKOSIEJ, Costin ANGHEL, Amara AMARA
-
Publication number: 20170263308Abstract: SRAM memory bit cell comprising: a n-TFET and a p-TFET; a storage node formed by the connection of a first electrode of the n-TFET to a first electrode of the p-TFET (drains or sources); a control circuit able to apply supply voltages on second electrodes of the n-TFET and p-TFET (sources or drains); wherein the control circuit is configured to provide: during a retention mode, supply and bias voltages reverse biasing the n-TFET and p-TFET in a state wherein a conduction current is obtained by band-to-band tunneling in the n-TFET and p-TFET; during a writing of a bit, supply and bias voltages forward biasing the n-TFET and p-TFET and such that one of the n-TFET and p-TFET is in OFF state and that the other of the n-TFET and p-TFET is in ON state.Type: ApplicationFiled: March 8, 2017Publication date: September 14, 2017Applicant: Commissariat A L'Energie Atomique et aux Energies AlternativesInventors: Navneet GUPTA, Adam MAKOSIEJ, Costin ANGHEL, Amara AMARA
-
Patent number: 9679649Abstract: A content addressable memory having at least one CAM cell including first and second inverters cross-coupled between first and second storage nodes; a first transistor coupling the first storage node to a bitline, the first transistor being controlled by a first control signal; a second transistor coupling the second storage node to the bitline, the second transistor being controlled by a second control signal; and a control circuit adapted to perform a CAM read operation by pre-charging the bitline to a first voltage level, and then selectively activating either the first or second transistor based on a bit of input data.Type: GrantFiled: November 3, 2016Date of Patent: June 13, 2017Assignee: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Navneet Gupta, Adam Makosiej, Costin Anghel, Amara Amara, Olivier Thomas
-
Publication number: 20170141921Abstract: Embodiments of the present invention utilize a data hash and an associated geotag for authentication of geolocation policies for data object storage in a cloud system. The geotag may be an alphanumeric identifier such as a city name, postal (ZIP) code, and/or latitude-longitude pair. Embodiments include a post-authenticate process, in which, after a data object is retrieved from a BMS, the geographic location of the source is confirmed to ensure the location policies have not been violated. Additionally, embodiments include a pre-authenticate process, in which, prior to storing a data object in a BMS, the geographic location of the BMS that is to receive the data object is confirmed to ensure the location policies will not be violated. Embodiments may use pre-authenticate, post-authenticate, or both pre-authenticate and post-authenticate, in order to implement and verify the location policies.Type: ApplicationFiled: November 12, 2015Publication date: May 18, 2017Inventors: Shawn L. Berger, Navneet Gupta, Rick A. Hamilton, II, Shawn P. Mullen, Nithya A. Renganathan, Karen M. Siles
-
Publication number: 20170133092Abstract: A content addressable memory having at least one CAM cell including first and second inverters cross-coupled between first and second storage nodes; a first transistor coupling the first storage node to a bitline, the first transistor being controlled by a first control signal; a second transistor coupling the second storage node to the bitline, the second transistor being controlled by a second control signal; and a control circuit adapted to perform a CAM read operation by pre-charging the bitline to a first voltage level, and then selectively activating either the first or second transistor based on a bit of input data.Type: ApplicationFiled: November 3, 2016Publication date: May 11, 2017Applicant: Commissariat à l'Énergie Atomique et aux Énergies AlternativesInventors: Navneet Gupta, Adam Makosiej, Costin Anghel, Amara Amara, Olivier Thomas
-
Patent number: 8737144Abstract: An embodiment of a sense amplifier includes a sense circuit and a monitor circuit. The sense circuit is configured to convert a first signal that corresponds to data stored in a memory cell into a second signal that corresponds to the data, and the monitor circuit is configured to indicate a reliability of the second signal. The monitor circuit allows, for example, adjusting a parameter of a memory in which the memory cell is disposed to increase the read accuracy, and may also allow recognizing and correcting an error due to an invalid second signal.Type: GrantFiled: December 29, 2011Date of Patent: May 27, 2014Assignee: STMicroelectronics International N.V.Inventors: Navneet Gupta, Prashant Dubey, ShaileshKumar Pathak, Kaushik Saha, Ashish Kumar, R Sai Krishna
-
Patent number: 8624623Abstract: According to an embodiment, an apparatus includes: a first node configured to receive a data input signal of a data latch; a second node configured to receive a data output signal of the data latch; process and hold circuitry configured to process a difference between a value of the data input signal received at the first node and a value of the data output signal received at the second node and hold respective values at the first and second nodes responsive to the difference; and comparison circuitry configured to compare the value held at the first node and a value of the data output signal of the data latch; wherein the process and hold circuitry is configured to be biased toward the signal received at one of the first node and the second node.Type: GrantFiled: December 30, 2011Date of Patent: January 7, 2014Assignee: STMicroelectronics International N.V.Inventors: Navneet Gupta, Prashant Dubey, Kaushik Saha, AtulKumar Kashyap
-
Publication number: 20130169360Abstract: According to an embodiment, an apparatus includes: a first node configured to receive a data input signal of a data latch; a second node configured to receive a data output signal of the data latch; process and hold circuitry configured to process a difference between a value of the data input signal received at the first node and a value of the data output signal received at the second node and hold respective values at the first and second nodes responsive to the difference; and comparison circuitry configured to compare the value held at the first node and a value of the data output signal of the data latch; wherein the process and hold circuitry is configured to be biased toward the signal received at one of the first node and the second node.Type: ApplicationFiled: December 30, 2011Publication date: July 4, 2013Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Navneet GUPTA, Prashant DUBEY, Kaushik SAHA, AtulKumar KASHYAP
-
Publication number: 20130170306Abstract: An embodiment of a sense amplifier includes a sense circuit and a monitor circuit. The sense circuit is configured to convert a first signal that corresponds to data stored in a memory cell into a second signal that corresponds to the data, and the monitor circuit is configured to indicate a reliability of the second signal. The monitor circuit allows, for example, adjusting a parameter of a memory in which the memory cell is disposed to increase the read accuracy, and may also allow recognizing and correcting an error due to an invalid second signal.Type: ApplicationFiled: December 29, 2011Publication date: July 4, 2013Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Navneet GUPTA, Prashant DUBEY, ShaileshKumar PATHAK, Kaushik SAHA, Ashish KUMAR, R Sai KRISHNA
-
Patent number: 8456197Abstract: A first sensing circuit has input terminals coupled to a true differential signal line and a complementary differential signal line. A second sensing circuit also has input terminals coupled to said true signal and said complementary signal. Each sensing circuit has a true signal sensing path and a complementary signal sensing path. The first sensing circuit has an imbalance that is biased towards the complementary signal sensing path, while the second sensing circuit has an imbalance that is biased towards the true signal sensing path. Outputs from the first and second sensing circuits are processed by a logic circuit producing an output signal that is indicative of whether there a sufficient differential signal for sensing has been developed between the true differential signal line and the complementary differential signal line.Type: GrantFiled: May 31, 2011Date of Patent: June 4, 2013Assignee: STMicroelectronics International N.V.Inventors: Prashant Dubey, Navneet Gupta, Shailesh Kumar Pathak, Kaushik Saha, Gagandeep Singh Sachdev
-
Publication number: 20120169378Abstract: A first sensing circuit has input terminals coupled to a true differential signal line and a complementary differential signal line. A second sensing circuit also has input terminals coupled to said true signal and said complementary signal. Each sensing circuit has a true signal sensing path and a complementary signal sensing path. The first sensing circuit has an imbalance that is biased towards the complementary signal sensing path, while the second sensing circuit has an imbalance that is biased towards the true signal sensing path. Outputs from the first and second sensing circuits are processed by a logic circuit producing an output signal that is indicative of whether there a sufficient differential signal for sensing has been developed between the true differential signal line and the complementary differential signal line.Type: ApplicationFiled: May 31, 2011Publication date: July 5, 2012Applicant: STMICROELECTRONICS PVT. LTD.Inventors: Prashant Dubey, Navneet Gupta, Shailesh Kumar Pathak, Kaushik Saha, Gagandeep Singh Sachdev
-
Patent number: 7944241Abstract: A circuit for glitchless switching between asynchronous clocks includes a select circuit and enable circuits. The select circuit receives a selection signal for selecting one of the clock input signals and to generate enabling signals for activating the corresponding enable circuits on the basis of the current output signal. The feedback logic in the circuit ensures that at any given instance only one of the clock input signals is outputted so as to avoid the formation of glitches. The circuit can be applied to switches between any number of asynchronous clocks.Type: GrantFiled: January 29, 2010Date of Patent: May 17, 2011Assignee: STMicroelectronics Pvt. Ltd.Inventors: Vivek Mohan Sharma, Navneet Gupta