Patents by Inventor Nitin Jain
Nitin Jain has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11953574Abstract: A magnetic resonance (MR) imaging acceleration method is provided. The method includes applying, by an MR system, a pulse sequence having a k-space trajectory of a plurality of blades being rotated in k-space, each blade including a plurality of views, wherein the k-space trajectory has an undersampling pattern in the k-space. The method also includes receiving k-space data of a subject acquired by the pulse sequence, reconstructing MR images of the subject based on the k-space data using compressed sensing, and outputting the reconstructed images.Type: GrantFiled: April 7, 2022Date of Patent: April 9, 2024Assignee: GE PRECISION HEALTHCARE LLCInventors: Nitin Jain, Rajagopalan Sundaresan, Harsh Agarwal, Ramesh Venkatesan
-
Patent number: 11949164Abstract: Register banks are used to allow for fast beam switching in a phased array system. Each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.Type: GrantFiled: January 27, 2023Date of Patent: April 2, 2024Assignee: Anokiwave, Inc.Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
-
Patent number: 11928329Abstract: A register management system is coupled to a register. The register management system receives an address and functional data for a write operation to be performed on the register. The functional data includes write bits and mask bits associated with the write bits. One or more mask bits having a first logic state indicate that associated one or more write bits are to be written to the register, respectively. Based on the address, the register management system selects a first half of the register or a second half of the register to perform the write operation. Further, the register management system writes the one or more write bits associated with the one or more mask bits having the first logic state to one or more storage elements of the first half of the register or the second half of the register, respectively.Type: GrantFiled: December 2, 2021Date of Patent: March 12, 2024Assignee: NXP B.V.Inventors: Anshul Jain, Nitin Kumar Jaiswal, Sachin Prakash
-
Patent number: 11901865Abstract: A low power crystal oscillator circuit having a high power part and a low power part. Oscillation is initialized using the high power part. Once the crystal is under stable oscillation, the circuit switches to the low power part and continue operation for a long duration.Type: GrantFiled: September 13, 2022Date of Patent: February 13, 2024Assignee: STMicroelectronics International N.V.Inventors: Anand Kumar, Nitin Jain
-
Publication number: 20240029717Abstract: Provided is a system to provide natural utterance by a voice assistant and method thereof, wherein the system comprises an automatic speech recognition module for converting one or more unsegmented voice inputs into textual format in real-time. Further, a natural language understanding module extracts the information and intent of the user from the converted textual inputs, wherein the natural language understanding module comprises a communication classification unit for classifying the user inputs into one or more pre-defined classes. Further, the system comprises a processing module for analyzing and processing the inputs from the natural language understanding module and activity identification module, wherein the processing module provides real-time intuitive mingling responses based on the responses, contextual pauses and ongoing activity of the user.Type: ApplicationFiled: August 7, 2023Publication date: January 25, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Nitin Jain, Ashutosh Gupta, Shreya Yadav
-
Publication number: 20230421101Abstract: A low power crystal oscillator circuit having a high power part and a low power part. Oscillation is initialized using the high power part. Once the crystal is under stable oscillation, the circuit switches to the low power part and continue operation for a long duration.Type: ApplicationFiled: September 7, 2023Publication date: December 28, 2023Applicant: STMicroelectronics International N.V.Inventors: Anand KUMAR, Nitin JAIN
-
Publication number: 20230412155Abstract: A low power crystal oscillator circuit has a high power part and a low power part. Crystal oscillation is initialized using the high power part. An automatic amplitude control circuit includes a current subtractor that decreases current in the high power part as an amplitude of the crystal oscillation increases. A current limiting circuit may limit current in the low power part in order to further reduce power consumption by the low power crystal oscillator circuit. Additionally, an automatic amplitude detection circuit may turn off the high power part after the amplitude of the crystal oscillation reaches a predetermined level in order to further reduce power consumption of the low power crystal oscillator circuit, and may turn back on the high power part after the amplitude of the crystal oscillation reaches a second predetermined level in order to maintain the crystal oscillation.Type: ApplicationFiled: May 25, 2023Publication date: December 21, 2023Applicant: STMicroelectronics International N.V.Inventors: Nitin JAIN, Anand KUMAR, Kallol CHATTERJEE
-
Publication number: 20230324487Abstract: A magnetic resonance (MR) imaging acceleration method is provided. The method includes applying, by an MR system, a pulse sequence having a k-space trajectory of a plurality of blades being rotated in k-space, each blade including a plurality of views, wherein the k-space trajectory has an undersampling pattern in the k-space. The method also includes receiving k-space data of a subject acquired by the pulse sequence, reconstructing MR images of the subject based on the k-space data using compressed sensing, and outputting the reconstructed images.Type: ApplicationFiled: April 7, 2022Publication date: October 12, 2023Inventors: Nitin Jain, Rajagopalan Sundaresan, Harsh Agarwal, Ramesh Venkatesan
-
Publication number: 20230275363Abstract: Register banks are used to allow for fast beam switching in a phased array system. Each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.Type: ApplicationFiled: January 27, 2023Publication date: August 31, 2023Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain
-
Patent number: 11728858Abstract: This patent application describes systems, devices, and methods for element-level self-calculation of phased array vectors by a beam forming ASIC using interpolation and a look-up table for calculation of phase setting values such as for fast beam steering.Type: GrantFiled: April 16, 2021Date of Patent: August 15, 2023Assignee: Anokiwave, Inc.Inventors: Jason Leo Durbin, Nitin Jain
-
Patent number: 11695216Abstract: A laminar phased array has a first sub-array configured to operate in one of a receive mode with a first polarity and a transmit mode with a second polarity, and a second sub-array configured to operate in one of a receive mode with the second polarity and a transmit mode with the first polarity. The first polarity is physically orthogonal to the second polarity. The array also has a controller configured to control the first and second sub-arrays so that they operate together in either 1) a receive mode or 2) a transit mode. Accordingly, both sub-arrays are configured to operate at the same time to receive signals in the first and second polarities when in the receive mode. In a corresponding manner, both sub-arrays are configured to operate at the same time to transmit signals in the first and second polarities when in the transmit mode.Type: GrantFiled: March 7, 2022Date of Patent: July 4, 2023Assignee: Anokiwave, Inc.Inventors: Timothy Carey, Nitin Jain, Jason Leo Durbin, David W. Corman, Vipul Jain
-
Patent number: 11652267Abstract: A conditioning integrated circuit (CDIC) chip can be used to aggregate signals to/from a number of beam forming integrated circuit (BFIC) chips, and signals to/from a number of CDIC chips can be aggregated by an interface integrated circuit (IFIC) chip. The CDIC chip includes temperature compensation circuitry to adjust the gain of the transmit and receive signals as a function of temperature based on inputs from a temperature sensor. The CDIC may include a plurality of beam forming channels each having a transmit circuit and a receive circuit, a common port coupled to the beam forming channels for selectively providing a common transmit signal to the beam forming channels and receiving a common receive signal from the beam forming channels, and a temperature compensation circuit configured to provide variable attenuation to the common transmit signal and the common receive signal based on a temperature sense signal.Type: GrantFiled: July 7, 2021Date of Patent: May 16, 2023Assignee: Anokiwave, Inc.Inventors: Kristian N. Madsen, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain, Jonathan P. Comeau, Shmuel Ravid
-
Patent number: 11637371Abstract: A phased array system has a plurality of beam-forming elements, and a plurality of beam-forming integrated circuits in communication with the beam-forming elements. Each beam-forming integrated circuit has a corresponding register bank with a plurality of addressable and programmable register sets. In addition, each beam-forming integrated circuit has at least two different types of beam-forming ports. Specifically, each beam-forming element has a serial data port for receiving serial messages, and a parallel mode data port for receiving broadcast messages. Both the serial and broadcast messages manage the data in its register bank. The beam-forming integrated circuits receive the broadcast messages in parallel with the other beam-forming integrated circuits, while the beam-forming integrated circuits receive the serial messages serially—sequentially with regard to other beam-forming integrated circuits.Type: GrantFiled: June 30, 2021Date of Patent: April 25, 2023Assignee: Anokiwave, Inc.Inventors: Vipul Jain, Scott Humphreys, David W. Corman, Robert Ian Gresham, Kristian N. Madsen, Robert J. McMorrow, Jonathan P. Comeau, Nitin Jain, Gaurav Menon
-
Publication number: 20230114753Abstract: A method of diagnosis and treatment of primary biliary cholangitis is provided. Additionally, a pharmaceutical composition and a solid dosage form for the treatment of primary biliary cholangitis, containing ursodeoxycholic and obeticholic acids, are provided. The technical contribution resides in obtaining a new all-purpose pharmaceutical composition and solid dosage form for the treatment of PBC, which includes both ursodeoxycholic and obeticholic acids, which is effective in use at all stages of PBC and has a complex mechanism of action. In particular, simultaneous blockage of the transport and synthesis of bile acids is achieved.Type: ApplicationFiled: March 8, 2021Publication date: April 13, 2023Inventor: Nitin JAIN
-
Publication number: 20230090782Abstract: A low power crystal oscillator circuit having a high power part and a low power part. Oscillation is initialized using the high power part. Once the crystal is under stable oscillation, the circuit switches to the low power part and continue operation for a long duration.Type: ApplicationFiled: September 13, 2022Publication date: March 23, 2023Applicant: STMicroelectronics International N.V.Inventors: Anand KUMAR, Nitin JAIN
-
Patent number: 11418971Abstract: A beamforming integrated circuit system is configured to optimize performance. Among other things, the system may run at a lower power than conventional integrated circuits, selectively disable branches to control certain system functions, and/or selectively position ground pads around receiving pads to enhance isolation. The system also may use a beamforming integrated circuit as a distribution circuit for a number of similar or like beamforming integrated circuits.Type: GrantFiled: December 24, 2018Date of Patent: August 16, 2022Assignee: Anokiwave, Inc.Inventors: Pavel Brechko, David W. Corman, Vipul Jain, Shamsun Nahar, Jason Durbin, Nitin Jain
-
Publication number: 20220200162Abstract: A laminar phased array has a first sub-array configured to operate in one of a receive mode with a first polarity and a transmit mode with a second polarity, and a second sub-array configured to operate in one of a receive mode with the second polarity and a transmit mode with the first polarity. The first polarity is physically orthogonal to the second polarity. The array also has a controller configured to control the first and second sub-arrays so that they operate together in either 1) a receive mode or 2) a transit mode. Accordingly, both sub-arrays are configured to operate at the same time to receive signals in the first and second polarities when in the receive mode. In a corresponding manner, both sub-arrays are configured to operate at the same time to transmit signals in the first and second polarities when in the transmit mode.Type: ApplicationFiled: March 7, 2022Publication date: June 23, 2022Inventors: Timothy Carey, Nitin Jain, Jason Leo Durbin, David W. Corman, Vipul Jain
-
Patent number: 11349223Abstract: A phased array includes a laminar substrate having both 1) a plurality of elements forming a patch phased array, and 2) a plurality of integrated circuits. Each integrated circuit is configured to control receipt and transmission of signals by the plurality of elements in the patch phased array. The integrated circuits also are configured to operate the phased array at one or more satellite frequencies—to transmit signals to and/or receive signals from a satellite. Each integrated circuit physically couples with one corresponding element so that incoming signals are received by the corresponding element in a first polarization, and outgoing signals are transmitted by the corresponding element in a second polarization. The phased array isolates the transmit signals from the receive signals by orienting the first and second polarizations differently.Type: GrantFiled: April 16, 2021Date of Patent: May 31, 2022Assignee: Anokiwave, Inc.Inventors: David W. Corman, Vipul Jain, Timothy Carey, Nitin Jain
-
Patent number: 11296426Abstract: A laminar phased array has a first sub-array configured to operate in one of a receive mode with a first polarity and a transmit mode with a second polarity, and a second sub-array configured to operate in one of a receive mode with the second polarity and a transmit mode with the first polarity. The first polarity is physically orthogonal to the second polarity. The array also has a controller configured to control the first and second sub-arrays so that they operate together in either 1) a receive mode or 2) a transit mode. Accordingly, both sub-arrays are configured to operate at the same time to receive signals in the first and second polarities when in the receive mode. In a corresponding manner, both sub-arrays are configured to operate at the same time to transmit signals in the first and second polarities when in the transmit mode.Type: GrantFiled: April 9, 2021Date of Patent: April 5, 2022Assignee: Anokiwave, Inc.Inventors: Timothy Carey, Nitin Jain, Jason Durbin, David W. Corman, Vipul Jain
-
Publication number: 20220013922Abstract: In certain exemplary embodiments, register banks are used to allow for fast beam switching (FBS) in a phased array system. Specifically, each beam forming channel is associated with a register bank containing M register sets for configuring such things as gain/amplitude and phase parameters of the beam forming channel. The register banks for all beam forming channels can be pre-programmed and then fast beam switching circuitry allows all beam forming channels across the array to be switched to use the same register set from its corresponding register bank at substantially the same time, thereby allowing the phased array system to be quickly switched between various beam patterns and orientations. Additionally or alternatively, active power control circuitry may be used to control the amount of electrical power provided to or consumed by one or more individual beam forming channels such as to reduce DC power consumption of the array and/or to selectively change the effective directivity of the array.Type: ApplicationFiled: September 23, 2021Publication date: January 13, 2022Inventors: Kristian N. Madsen, Wade C. Allen, Jonathan P. Comeau, Robert J. McMorrow, David W. Corman, Nitin Jain, Robert Ian Gresham, Gaurav Menon, Vipul Jain