Patents by Inventor Paul Raymond Besser
Paul Raymond Besser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9515156Abstract: A method for providing a FinFET device with an air gap spacer includes providing a substrate a plurality of fins and a dummy gate arranged transverse to the plurality of fins; depositing a sacrificial spacer around the dummy gate; depositing a first interlayer dielectric (ILD) layer around the sacrificial spacer; selectively etching the dummy polysilicon gate relative to the first ILD layer and the sacrificial spacer; depositing a replacement metal gate (RMG); etching a portion of the RMG to create a recess surrounded by the sacrificial spacer; and depositing a gate capping layer in the recess. The gate capping layer is at least partially surrounded by the sacrificial spacer and is made of silicon oxycarbide (SiOC).Type: GrantFiled: October 15, 2015Date of Patent: December 6, 2016Assignee: LAM RESEARCH CORPORATIONInventors: Paul Raymond Besser, Bart van Schravendijk, Yoshie Kimura, Gerardo A. Delgadino, Harald Orkorn-Schmidt, Dengliang Yang
-
Patent number: 9484251Abstract: Methods of lightly implanting platinum, iridium, osmium, erbium, ytterbium, dysprosium, and gadolinium in semiconductor material in shallow depths by plasma-immersion ion implantation (PIII) and/or pulsed PIII are provided herein. Methods include depositing a liner layer prior to masking and implanting features to form n-type and p-type semiconductors and implanting materials through the liner layer. Methods are suitable for integration schemes involving fabrication of fin-type field effect transistors (FinFETs).Type: GrantFiled: October 30, 2015Date of Patent: November 1, 2016Assignee: Lam Research CorporationInventors: Paul Raymond Besser, William Worthington Crew, Jr., Sanjay Gopinath
-
Publication number: 20160111515Abstract: A method for providing a FinFET device with an air gap spacer includes providing a substrate a plurality of fins and a dummy gate arranged transverse to the plurality of fins; depositing a sacrificial spacer around the dummy gate; depositing a first interlayer dielectric (ILD) layer around the sacrificial spacer; selectively etching the dummy polysilicon gate relative to the first ILD layer and the sacrificial spacer; depositing a replacement metal gate (RMG); etching a portion of the RMG to create a recess surrounded by the sacrificial spacer; and depositing a gate capping layer in the recess. The gate capping layer is at least partially surrounded by the sacrificial spacer and is made of silicon oxycarbide (SiOC).Type: ApplicationFiled: October 15, 2015Publication date: April 21, 2016Inventors: Paul Raymond Besser, Bart van Schravendijk, Yoshie Kimura, Gerardo A. Delgadino, Harald Orkorn-Schmidt, Dengliang Yang
-
Patent number: 7476604Abstract: A method of forming a contact through a material includes forming a via through a dielectric material and cleaning the via using a dilute hydrofluoric (DHF) acid solution. The method further includes depositing a barrier layer within the via and depositing metal adjacent the barrier layer.Type: GrantFiled: May 13, 2005Date of Patent: January 13, 2009Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: Ning Cheng, Minh Van Ngo, Jinsong Yin, Paul Raymond Besser, Connie Pin-chin Wang, Russell Rosaire Austin Callahan, Jeffrey Shields, Shankar Sinha, Jeff P. Erhardt, Jeremy Chi-Hung Chou
-
Patent number: 7319065Abstract: A semiconductor component having a composite via structure with an enhanced aspect ratio and a method for manufacturing the semiconductor component. Vias having a first aspect ratio are formed in a contact layer disposed on a semiconductor substrate and filled with a metal. The metal is planarized and a dielectric layer is formed over the contact layer. Via extension structures having the same aspect ratio as those in the contact layer are formed in the dielectric layer and aligned with the vias in the contact layer. The vias in the dielectric layer are filled with metal and the metal is planarized. The contact vias in the contact layer and the dielectric layer cooperate to form a composite via structure having the enhanced aspect ratio. Additional dielectric layers having via structures can be included in the composite contact structure to further enhance the aspect ratio of the via structure.Type: GrantFiled: August 8, 2003Date of Patent: January 15, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Wen Yu, Paul Raymond Besser
-
Patent number: 7309650Abstract: A memory device having a metal nanocrystal charge storage structure and a method for its manufacture. The memory device may be manufactured by forming a first oxide layer on the semiconductor substrate, then disposing a porous dielectric layer on the oxide layer and disposing a second oxide layer on the porous dielectric layer. A layer of electrically conductive material is formed on the second layer of dielectric material. An etch mask is formed on the electrically conductive material. The electrically conductive material and the underlying dielectric layers are anisotropically etched to form a dielectric structure on which a gate electrode is disposed. A metal layer is formed on the dielectric structure and the gate electrode and treated so that portions of the metal layer diffuse into the porous dielectric layer. Then the metal layer is removed.Type: GrantFiled: February 24, 2005Date of Patent: December 18, 2007Assignees: Spansion LLC, Advanced Micro Devices, Inc.Inventors: Connie Pin-Chin Wang, Lu You, Zoran Krivokapic, Paul Raymond Besser, Suzette Keefe Pangrle
-
Method of manufacturing semiconductor device having nickel silicide with reduced interface roughness
Patent number: 6967160Abstract: Nickel silicide formation with significantly reduced interface roughness is achieved by forming a diffusion modulating layer between the underlying silicon and nickel silicide layers. Embodiments include ion implanting nitrogen into the substrate and gate electrode, depositing a thin layer of titanium or tantalum, depositing a layer of nickel, and then heating to form a diffusion modulating layer containing nitrogen at the interface between the underlying silicon and nickel silicide layers.Type: GrantFiled: January 26, 2005Date of Patent: November 22, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, Fred Hause -
Patent number: 6897144Abstract: The electromigration resistance of nitride capped Cu lines is significantly improved by controlling the nitride deposition conditions to reduce the compressive stress of the deposited nitride layer, thereby reducing diffusion along the Cu-nitride interface. Embodiments include depositing a silicon nitride capping layer on inlaid Cu using dual frequency powers, holding the high frequency power constant and controlling the compressive stress of the deposited silicon nitride capping layer by varying the low frequency power to the susceptor, thereby enabling reduction of the compressive stress below about 2×107 Pascals. Embodiments also include sequentially and contiguously treating the exposed planarized surface of in-laid Cu with a soft plasma containing NH3 diluted with N2, and then depositing the silicon nitride capping layer by plasma enhanced chemical vapor deposition, while varying the low frequency power between about 100 to about 300 watts.Type: GrantFiled: March 20, 2002Date of Patent: May 24, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Minh Van Ngo, Paul Raymond Besser, Larry Zhao
-
Patent number: 6873051Abstract: Nickel silicide formation with significantly reduced interface roughness is achieved by forming a diffusion modulating layer between the underlying silicon and nickel silicide layers. Embodiments include ion implanting nitrogen into the substrate and gate electrode, depositing a thin layer of titanium or tantalum, depositing a layer of nickel, and then heating to form a diffusion modulating layer containing nitrogen at the interface between the underlying silicon and nickel silicide layers.Type: GrantFiled: May 31, 2002Date of Patent: March 29, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, Fred Hause
-
Patent number: 6773978Abstract: Methods are disclosed for manufacturing semiconductor devices with silicide metal gates, wherein a single-step anneal is used to react a metal such as cobalt or nickel with substantially all of a polysilicon gate structure while source/drain regions are covered. A second phase conductive metal silicide is formed consuming substantially all of the polysilicon and providing a substantially uniform work function at the silicide/gate oxide interface.Type: GrantFiled: August 28, 2002Date of Patent: August 10, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Eric Paton, James Pan
-
Patent number: 6689688Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal silicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: GrantFiled: June 25, 2002Date of Patent: February 10, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Simon S. Chan, David E. Brown, Eric Paton
-
Publication number: 20030235984Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal silicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Inventors: Paul Raymond Besser, Simon S. Chan, David E. Brown, Eric Paton
-
Publication number: 20030235981Abstract: A method for forming silicide contacts includes forming a layer on silicon-containing active device regions such as source, drain, and gate regions. The layer contains a metal that is capable of forming one or more metal suicides and a material that is soluble in a first metal silicide but not soluble in a second metal silicide, or is more soluble in the first metal silicide than in the second metal silicide. The layer may be formed by vapor deposition methods such as physical vapor deposition, chemical vapor deposition, evaporation, laser ablation, or other deposition method. A method for forming silicide contacts includes forming a metal layer, then implanting the metal layer and/or underlying silicon layer with a material such as that described above. The material may be implanted in the silicon layer prior to formation of the metal layer. Contacts formed include a first metal silicide and a material that is more soluble in a first metal silicide than in a second metal silicide.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Inventors: Eric Paton, Paul Raymond Besser, Simon S. Chan, David E. Brown
-
Patent number: 6429128Abstract: The electromigration resistance of nitride capped Cu lines is significantly improved by controlling the nitride deposition conditions to reduce the compressive stress of the deposited nitride layer, thereby reducing diffusion along the Cu-nitride interface. Embodiments include depositing a silicon nitride capping layer on inlaid Cu at a reduced RF power, e.g., about 400 to about 500 watts and an increased spacing, e.g., about 680 to about 720 mils, to reduce the compressive stress of the deposited silicon nitride layer to below about 2×107 Pascals. Embodiments also include sequentially and contiguously treating the exposed planarized surface of in-laid Cu with a soft plasma containing NH3 diluted with N2, ramping up the introduction of SiH4 and then initiating plasma enhanced chemical vapor deposition of a silicon nitride capping layer, while maintaining substantially the same pressure and N2 flow rate during plasma treatment, SiH4 ramp up and silicon nitride deposition.Type: GrantFiled: July 12, 2001Date of Patent: August 6, 2002Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Minh Van Ngo, Larry Zhao
-
Patent number: 6238986Abstract: High integrity shallow source/drain junctions are formed employing cobalt silicide contacts. A layer of cobalt and a cap layer of titanium or titanium nitride are deposited on a substrate above intended source/drain regions, followed by silicidation. Embodiments include low-temperature rapid thermal annealing to form a high-resistivity phase cobalt silicide, removing the cap layer, depositing a doped film on the first phase cobalt silicide, and heating, as by high-temperature rapid thermal annealing, to form a low-resistance cobalt silicide during which impurities from the doped film diffuse through the cobalt silicide into the substrate to form source/drain regions having junctions extending into the substrate a constant depth below the cobalt silicide/silicon substrate interface. In another embodiment, impurities are diffused from the doped film to form source/drain regions and self-aligned junctions following formation of the low-resistance phase cobalt silicide.Type: GrantFiled: November 6, 1998Date of Patent: May 29, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul Raymond Besser
-
Patent number: 6172421Abstract: The present invention relates to the formation of a protective intermetallic layer 15 on the surface of damascene metal interconnects 12 during semiconductor fabrication. The intermetallic layer 15 prevents problems associated with formation of an oxide layer on the surface of the interconnect. The intermetallic layer is formed by depositing a metal on the surface of the interconnect that will both reduce any present metal oxide layer and form an intermetallic with the interconnect metal.Type: GrantFiled: August 11, 1998Date of Patent: January 9, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Shekhar Pramanick, Takeshi Nogami, Subhash Gupta
-
Patent number: 6169005Abstract: High integrity ultra-shallow source/drain junctions are formed employing cobalt silicide contacts. These are formed by depositing a layer of cobalt on a substrate above intended source/drain regions, and depositing a doped amorphous silicon film on the cobalt. Silicidation, as by rapid thermal annealing, is performed to form a low-resistance cobalt suicide while consuming the amorphous silicon film and diffusing impurities from the doped amorphous silicon film through the cobalt silicide into the substrate. The diffusion of the impurities forms shallow junctions extending into the substrate a substantially constant depth below the cobalt silicide/silicon substrate interface.Type: GrantFiled: May 26, 1999Date of Patent: January 2, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul Raymond Besser
-
Patent number: 6162689Abstract: High integrity ultra-shallow source/drain junctions are formed employing cobalt silicide contacts. Emdodiments include forming field oxide regions, gates, spacers, and lightly doped implants, and then depositing a layer of oxide on a substrate. The oxide layer is masked to protect portions of the oxide layer located near the gate, where it is desired to have a shallow junction, then etched to expose portions of the intended source/drain regions where the silicided contacts are to be formed. A high-dosage source/drain implant is thereafter carried out to form deep source/drain junctions with the substrate where the oxide layer has been etched away, and to form shallower junctions near the gates, where the implant must travel through the oxide layer before reaching the substrate. A layer of cobalt is thereafter deposited and silicidation is performed to form metal silicide contacts over only the deep source/drain junctions, while the cobalt on the oxide layer (i.e.Type: GrantFiled: November 6, 1998Date of Patent: December 19, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul Raymond Besser
-
Patent number: 6110829Abstract: An aluminum fill process for sub-0.25 .mu.m technology integrated circuits that has a reflow temperature less than 400.degree. C. that has low alloy resistivity and excellent electromigration characteristics. The aluminum allow is composed of Al-1% Ge-1% Cu.Type: GrantFiled: October 23, 1997Date of Patent: August 29, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Paul Raymond Besser, Robin W. Cheung, Guarionex Morales
-
Patent number: 6100145Abstract: High integrity ultra-shallow source/drain junctions are formed employing cobalt silicide contacts. Field oxide regions, gates, spacers, and source/drain implants are initially formed. A layer of silicon is then deposited. A protective non-contuctive film is then formed and anisotropically etched to expose the silicon layer on the source/drain regions and the top surfaces of the gates, and to form protective spacers on the edges of the field oxide regions and on the side surfaces of the gates. A layer of cobalt is thereafter deposited and silicidation is performed, as by rapid thermal annealing, to form a low-resistance cobalt silicide while consuming the silicon film. The consumption of the silicon film during silicidation results in less consumption of substrate silicon, thereby enabling the formation of ultra-shallow source/drain junctions without junction leakage, allowing the formation of cobalt silicide contacts at optimum thickness and facilitating reliable device scaling.Type: GrantFiled: November 5, 1998Date of Patent: August 8, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Karsten Wieczorek, Larry Wang, Paul Raymond Besser