Patents by Inventor Peter Schrögmeier
Peter Schrögmeier has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6532188Abstract: An integrated memory is described which has a memory cell array with column lines and row lines. A row access controller serves for activating one of the row lines and for controlling a deactivation operation. An input of a control unit is connected to a signal terminal for a signal that, in the event of a read access to one of the memory cells, defines the beginning of data outputting to a point outside the memory cell array. The data output is synchronized with a clock signal. In this case, the signal is adjustable depending on an operating frequency of the memory. An output signal of the control unit serves for triggering the deactivation operation of one of the row lines after a write access. Therefore, in the event of a write access, a comparatively high data throughput is possible even at different operating frequencies of the integrated memory.Type: GrantFiled: October 29, 2001Date of Patent: March 11, 2003Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Thomas Hein, Patrick Heyne, Thilo Marx, Torsten Partsch, Sabine Kieser, Peter Schroegmeier, Michael Sommer, Christian Weis
-
Publication number: 20030002354Abstract: The present invention provides a device for driving a memory cell (601) of a memory module which can be operated with an external voltage (VEXT) and an operating frequency (fCLK), the memory cell (601) having a capacitance (600) for storing charges and a transistor (602) for reading charges from the capacitance (600) and for writing charges to the capacitance (600), which transistor can be controlled with a control voltage (VPP), having a charge store (614) for supplying a control voltage (VPP) which is greater than the external voltage (VEXT), the charge store (614) being able to be charged by the external voltage (VEXT), and the charging of the charge store (614) being able to be controlled by a charging control frequency (fCC) derived from the operating frequency (fCLK) of the memory module.Type: ApplicationFiled: June 26, 2002Publication date: January 2, 2003Inventors: Peter Schroegmeier, Thilo Marx, Manfred Dobler
-
Patent number: 6480024Abstract: A circuit configuration includes two signal path sections that are used to program the delay of a signal path, in particular in DRAMs. The two signal path sections have different delays and can be driven in parallel at the input end. The two signal path sections can be connected to an output terminal via a multiplexer. A selection circuit includes two signal path sections which are connected between supply voltage potentials. The selection circuit has two complimentary transistors which are connected in series and has source-end programmable elements. These transistors can be driven by complimentary control signals. This permits the delay to be programmed flexibly with little expenditure on circuitry.Type: GrantFiled: October 19, 2001Date of Patent: November 12, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Thomas Hein, Patrick Heyne, Michael Markert, Thilo Marx, Torsten Partsch, Sabine Schöniger Kieser, Peter Schrögmeier, Michael Sommer, Christian Weis
-
Publication number: 20020141279Abstract: An integrated memory is described which has a memory cell array with column lines and row lines. A row access controller serves for activating one of the row lines and for controlling a deactivation operation. An input of a control unit is connected to a signal terminal for a signal that, in the event of a read access to one of the memory cells, defines the beginning of data outputting to a point outside the memory cell array. The data output is synchronized with a clock signal. In this case, the signal is adjustable depending on an operating frequency of the memory. An output signal of the control unit serves for triggering the deactivation operation of one of the row lines after a write access. Therefore, in the event of a write access, a comparatively high data throughput is possible even at different operating frequencies of the integrated memory.Type: ApplicationFiled: October 29, 2001Publication date: October 3, 2002Inventors: Stefan Dietrich, Thomas Hein, Patrick Heyne, Thilo Marx, Torsten Partsch, Sabine Kieser, Peter Schroegmeier, Michael Sommer, Christian Weis
-
Publication number: 20020133750Abstract: Integrated circuits, in particular memory chips of the DDR SDRAM type, are tested in a parallel manner. In order to prevent the circuits from being driven relative to one another during a test operation, an input terminal that is already connected to a channel of an automatic test machine anyway is connected to a switching device, by which the output drivers can be turned off in a manner dependent on the control signal that can be fed in at the input terminal. The switching device preferably contains a demultiplexer and also a multiplexer. The demultiplexer can be driven by a test control signal that is additionally generated besides the test control signal. The input terminal is connected to a tester channel anyway during test operation, with the result that no additional external outlay arises.Type: ApplicationFiled: October 22, 2001Publication date: September 19, 2002Inventors: Stefan Dietrich, Patrick Heyne, Thilo Marx, Sabine Kieser, Michael Sommer, Thomas Hein, Michael Markert, Torsten Partsch, Peter Schroegmeier, Christian Weis
-
Patent number: 6437410Abstract: The integrated memory has a first address path, via which the address terminals are connected to first selection lines of a first group and which has corresponding first lines and a first decoder circuit. In addition, the integrated memory has a second address path, via which the address terminals are connected to first selection lines of a second group and which has corresponding second lines and a second decoder circuit. The first decoder circuit is faster than the second decoder circuit. The first lines have a longer signal propagation time than the second lines.Type: GrantFiled: June 26, 2000Date of Patent: August 20, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Musa Saglam, Peter Schrögmeier, Michael Markert, Sabine Schöniger, Christian Weis
-
Patent number: 6404699Abstract: The integrated circuit has an activation decoder whose outputs are connected to the inputs of a command decoder. When an activation signal is at a first logic level, the activation decoder produces at its outputs a command supplied to it from command inputs. When the activation signal is at a second logic level, the activation decoder produces a deactivation command at its outputs irrespective of the command supplied to it from the command inputs. The command decoder does not activate any of its outputs when the deactivation command is being supplied to its inputs. The command decoder activates one of its outputs in each case when a different command is supplied to its inputs.Type: GrantFiled: June 26, 2000Date of Patent: June 11, 2002Assignee: Infineon Technologies AGInventors: Peter Schrögmeier, Stefan Dietrich, Sabine Schöniger, Christian Weis
-
Patent number: 6401224Abstract: A test method suitable for testing at least one integrated circuit which, on a main area, has contact areas that serve to transfer signals during a first operating mode of the circuit. Only some of the contact areas are contact-connected to test contacts of a test apparatus and the circuit is put into a second operating mode in which the signals which are transferred via at least one of the non-contact-connected contact areas in the first operating mode are transferred via at least one of the contact-connected contact areas.Type: GrantFiled: March 2, 1999Date of Patent: June 4, 2002Assignee: Infineon Technologies AGInventors: Sabine Schöniger, Peter Schrögmeier, Thomas Hein, Stefan Dietrich
-
Patent number: 6396755Abstract: An integrated memory has memory cells which are each connected to a row line to select one of the memory cells and to a column line to read or write a data signal. A row access controller is used to activate one of the row lines to select one of the memory cells and to control a precharging operation to precharge one of the row lines. A precharge command initiates a precharging operation. The precharging operation for an activated row line is triggered by the row access controller when the reading or writing of a data signal has been finished and when a defined time interval, during which the row line must at least be activated, has elapsed since the activation. As a result, a precharging operation of the activated row line is controlled in a self-adjusting manner. A method of operating an integrated memory is also provided.Type: GrantFiled: May 24, 2001Date of Patent: May 28, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Sabine Schöniger, Peter Schrögmeier, Christian Weis
-
Patent number: 6388944Abstract: A memory chip with a short data access time limits the propagation time of a bit on local data line strips which are far away from output amplifiers by centering switches with respect to a center of the cell array strips, wherein the switches are junction points between local data lines and main data lines.Type: GrantFiled: January 31, 2001Date of Patent: May 14, 2002Assignee: Infineon Technologies AGInventors: Peter Schrögmeier, Stefan Dietrich, Torsten Partsch, Thomas Hein, Patrick Heyne, Thilo Marx
-
Patent number: 6385123Abstract: The integrated circuit has a first decoder unit and a second decoder unit D2 connected in parallel with the latter, which decode the input signals fed to them in a different way in each case. The inputs of the second decoder unit D2 are connected to a respective one of the inputs of the first decoder unit D1. n lines L1 to be selected are each connected to a respective one of the outputs of the two decoder units D1, D2. Via their outputs, the first decoder unit D1 and the second decoder unit D2 determine, in a first operating mode and in a second operating mode, respectively, the potentials of the lines L1 to be selected.Type: GrantFiled: June 29, 2000Date of Patent: May 7, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Peter Schrögmeier, Sabine Schöniger, Christian Weis
-
Patent number: 6359832Abstract: A read-write mode control method is described in which a waiting time during a reading process can be shortened by conducting a read instruction with auto-precharging in a first circuit part. The first circuit part is separate from a second circuit part used for conducting the write instruction, since a memory controller does not need to insert any wait cycles between a write instruction and an associated activate signal.Type: GrantFiled: January 31, 2001Date of Patent: March 19, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Sabine Schöniger, Peter Schrögmeier, Christian Weis
-
Patent number: 6351419Abstract: An integrated memory has a first operating mode, in which, during each write access, only one of the two global amplifiers is active and transmits a datum via one of the local amplifiers to the corresponding bit line. Moreover, the memory has a second operating mode, in which, during each write access, both global amplifiers are simultaneously active and transmit a common datum via in each case at least one of the local amplifiers to the corresponding bit lines.Type: GrantFiled: May 30, 2000Date of Patent: February 26, 2002Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Peter Schrögmeier, Sabine Schöniger, Christian Weis
-
Patent number: 6310824Abstract: The memory has a bidirectional address counting unit C1; S, which performs a counting operation for the purpose of generating internal column addresses from an external column address A7 . . . 0. In this case, the counting direction is dependent on the burst operating mode and on an address bit A1 of the external column address. Moreover, the memory has a transformation unit C2; SR2, which forwards partial addresses A2 . . . 1′; PA3 . . . 0′ generated by the address counting unit C1; S either unchanged or incremented by the value 1 to the second column decoder CDEC2, in a manner dependent on the burst operating mode and a further address bit A0 of the external column address A7 . . . 0.Type: GrantFiled: September 14, 2000Date of Patent: October 30, 2001Assignee: Infineon Technologies AGInventors: Sabine Schöniger, Peter Schrögmeier, Christian Weis, Stefan Dietrich
-
Patent number: 6285605Abstract: Each redundant unit of an integrated memory device is assigned respective programmable elements, comparison units, a code converting unit, a logic unit and a multiplexer. Each multiplexer has a first switching state, in which it connects outputs of the first comparison units to first inputs of the logic unit, and a second switching state, in which it connects outputs of the code converting unit to the first inputs of the logic unit. In the second switching state of the multiplexers, each redundant unit is assigned a different address in the unprogrammed state of the programmable elements. Therefore, redundant units can be selected individually for test purposes.Type: GrantFiled: May 30, 2000Date of Patent: September 4, 2001Assignee: Infineon Technologies AGInventors: Peter Schrögmeier, Stefan Dietrich, Sabine Schöniger, Christian Weis
-
Patent number: 6275445Abstract: A memory has data lines through which data connections are connected to groups of memory cells via a synchronizing unit. The synchronizing unit is disposed adjacent to the cell group and has a clock input to which an internal clock signal is fed. In the event of a write access to the memory, the synchronizing unit synchronizes with the internal clock signal data signals that are fed via the data connections and are synchronous with an external clock signal.Type: GrantFiled: July 17, 2000Date of Patent: August 14, 2001Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Peter Schrögmeier, Torsten Partsch, Christian Weis
-
Patent number: 6272035Abstract: A memory has an input circuit, which is provided adjacent to two groups of memory cells and via which two global data lines are connected to two local data lines. The memory has two operating states during which it feeds the data provided on the global data lines in respective different assignments to the two local data lines.Type: GrantFiled: July 17, 2000Date of Patent: August 7, 2001Assignee: Infineon Technologies AGInventors: Stefan Dietrich, Peter Schrögmeier, Torsten Partsch, Christian Weis
-
Patent number: 6256219Abstract: An integrated memory has first control lines, which run in the direction of bit lines, and a second control line, which runs in the direction of word lines. First control inputs of in each case at least two switching elements that are connected to different sense amplifiers are connected to the same first control line. The second control inputs of the switching elements are connected to the second control line. The invention makes it possible to reduce the number of first control lines running in the direction of the bit lines.Type: GrantFiled: June 7, 2000Date of Patent: July 3, 2001Assignee: Infineon Technologies AGInventors: Peter Schrögmeier, Stefan Dietrich, Sabine Schöniger, Christian Weis
-
Patent number: 6188642Abstract: The integrated memory has a column decoder for decoding column addresses and for addressing corresponding bit lines. The memory also has a first column address bus, which is used to transfer first column addresses to the column decoder, and a second column address bus, which is used to transfer second column addresses to the column decoder. The column decoder in each case addresses bit lines which correspond to the first and second column addresses supplied to it.Type: GrantFiled: July 6, 1999Date of Patent: February 13, 2001Assignee: Siemens AktiengesellschaftInventors: Sabine Schöniger, Peter Schrögmeier, Thomas Hein, Stefan Dietrich, Thilo Marx